

Introduction to Verilog

Mike Ciletti and Jay Brockman

Learning Objectives

- Acquire a basic knowledge of the Verilog HDL
 - Syntax and lexical conventions
 - Data types, operators, expressions, and assignments
 - Structural primitives
 - Structural and behavioral models
 - Testbenches for simulation and verification
- Read and write simple Verilog models of with basic constructs of the Verilog HDL
- Synthesize FPGAs from HDL models
- Learn a methodology for designing, verifying, and synthesizing a FSM controller for a datapath in a digital system
- Write race-free, latch-free synthesizable models

HDL Styles of Models

Example: Compare two 2-bit binary words:

$$A_{\text{lt_B}} = A1' B1 + A1' A0' B0 + A0' B1 B0$$

$$A_{\text{gt_B}} = A1 B1' + A0 B1' B0' + A1 A0 B0'$$


$$A_{\text{eq_B}} = A1' A0' B1' B0' + A1' A0 B1' B0 + A1 A0 B1 B0 + A1 A0' B1 B0'$$

- Classical approach: write logic equations, reduce, and produce the schematic
- Structural HDL approach: Connect primitives to describe the functionality implied by the schematic
- Behavioral HDL approach: Write an RTL/algorithm description of the functionality, then synthesize a physical implementation

HDL Example: Half Adder - Structural Model

Verilog primitives encapsulate pre-defined functionality of common logic gates.

- The counterpart of a schematic is a structural model composed of Verilog primitives
- The model describes relationships between outputs and inputs



```
module Add_half (sum, c_out, a, b);
  input a, b;
  output c_out, sum;
  xor (sum, a, b);
  and (c_out, a, b);
endmodule
```

```
module Add_half (output sum, c_out, input a, b); // ANSI C style
  xor (sum, a, b);
  and (c_out, a, b);
endmodule
```



Primitives

Built-in primitives (combinational):

n-Input	n-Output, 3-state
and	buf
nand	not
or	bufif0
nor	bufif1
xor	notif0
xnor	notif0

CSE 20221 Introduction to Verilog.5

Copyright 2006 Michael D. Ciletti, ND - 2006

Structural Connectivity

- Wires in Verilog establish connectivity between primitives and/or modules
- Data type: nets (Example: **wire**)
- The logic value of a **wire** (net) is determined dynamically during simulation by what is connected to the wire.

Modeling Tip

Use wires to establish structural connectivity.
An undeclared identifier is treated as a wire.


CSE 20221 Introduction to Verilog.6

Copyright 2006 Michael D. Ciletti, ND - 2006

Modeling with Primitives

Model structural detail by instantiating and connecting primitives.

Example:



```
wire y1, y2;
nor (y_out, y1, y2);
and (y1, x_in1, x_in2);
nand (y2, x_in3, x_in4, x_in5);
```

Modeling Tip

The output port of a primitive must be first in the list of ports.

CSE 20221 Introduction to Verilog.7

Copyright 2006 Michael D. Ciletti, ND - 2006

Design Encapsulation

Encapsulate structural and functional details in a **module**.


```
module my_design (module_ports);
```

```
... // Declarations here
```

```
... // Structural and functional details go here
```

```
endmodule
```

Encapsulation makes the model available for instantiation in other modules.



CSE 20221 Introduction to Verilog.8

Copyright 2006 Michael D. Ciletti, ND - 2006

Language Rules

- Verilog is a case sensitive language (with a few exceptions)
- Identifiers (space-free sequence of symbols)
 - upper and lower case letters from the alphabet
 - digits (0, 1, ..., 9)
 - underscore (_)
 - \$ symbol (only for system tasks and functions)
 - Max length of 1024 symbols
- Terminate lines with semicolon (;
- Single line comments: // A single-line comment goes here
- Multi-line comments:

```
/* Do not /* nest multi-line comments*/ like this */
```

CSE 20221 Introduction to Verilog.9

Copyright 2006 Michael D. Ciletti, ND - 2006

Representation of Numbers


- Sized numbers specify the number of bits that are to be stored for a value
- Base specifiers:
 - b or B binary
 - d or D decimal (default)
 - o or O octal
 - h or H hexadecimal
- Examples:**
 - 8'b1001_1101 // Use underscore for readability
 - 32'HABCD // Pads 0s
- Note Unsized numbers are stored as integers (at least 32 bits)

CSE 20221 Introduction to Verilog.10

Copyright 2006 Michael D. Ciletti, ND - 2006

Structural Decomposition – Top-Down Design (1 of 2)

Model complex structural detail by instantiating modules within modules




Modeling Tip

Use nested module instantiations to create a top-down design hierarchy.

CSE 20221 Introduction to Verilog.11

Copyright 2006 Michael D. Ciletti, ND - 2006

Structural Decomposition – Top-Down Design (2 of 2)



Modeling Tip


The ports of a module may be listed in any order.
The instance name of a primitive is optional.

CSE 20221 Introduction to Verilog.12

Copyright 2006 Michael D. Ciletti, ND - 2006

Port Connection by Name

Connect ports by name in modules that have several ports.



CSE 20221 Introduction to Verilog.13

Copyright 2006 Michael D. Ciletti, ND - 2006

Logic System

- Four values: 0, 1, x or X, z or Z // Not case sensitive here
- Primitives have built-in 4-value logic
- Simulators describe 4-value logic


Modeling Tip

Logic value x denotes an unknown (ambiguous) value.
Logic value z denotes a high impedance.

CSE 20221 Introduction to Verilog.14

Copyright 2006 Michael D. Ciletti, ND - 2006

Example: 4-Valued Logic Gate




CSE 20221 Introduction to Verilog.15

Copyright 2006 Michael D. Ciletti, ND - 2006

Resolution of Contention

The value on a wire having multiple drivers in contention may be x.



CSE 20221 Introduction to Verilog.16

Copyright 2006 Michael D. Ciletti, ND - 2006

Preview: Behavioral Modeling with Verilog

- Three types of behaviors for composing abstract models
 - Continuous assignment (Keyword: **assign**) – Boolean logic
 - Single pass behavior (Keyword: **initial**) – Use only in testbenches
 - Cyclic behavior (Keyword: **always**) – Level-sensitive (combinational logic) and edge-sensitive (synchronous logic)
- Single pass and cyclic behaviors execute procedural statements like those executed by a programming language (**case**, **if**, **for**, **repeat** ...)
- Procedural assignment statements execute sequentially (=) or concurrently (<=), depending on the assignment operator
- A single pass behavior expires after the last statement executes
- A cyclic behavior executes again, repeatedly, after the last statement executes

CSE 20221 Introduction to Verilog.17

Copyright 2006 Michael D. Ciletti, ND - 2006

Template for Testbenches

```
module t_DUTB_name ();           // Substitute the name of the UUT
  reg ...;                      // Declare regs for inputs of the UUT
  wire ...;                     // Declare wires for outputs of the UUT
  parameter time_out = 1;        // Provide a value

  UUT_name M1_instance_name ( UUT ports go here);

  initial $monitor ( );          // Specify signals to be displayed as text
  initial #time_out $finish;      // (Also $stop) Stopwatch
  initial begin                   // Stimulus patterns
    // ...
  end                           // Behavioral statements
  ...
endmodule
```

CSE 20221 Introduction to Verilog.19

Copyright 2006 Michael D. Ciletti, ND - 2006

Example: Testbench for Half Adder

```
module t_Add_half ( );
  wire sum, c_out;
  reg a, b; // Storage containers for stimulus waveforms

  Add_half_0_delay M1 (sum, c_out, a, b); // UUT
  // Delay control operator

  initial begin #100 $finish; end // Optional stopwatch

  initial begin
    #10 a = 0; b = 0; // Statements execute in sequence
    #10 b = 1;        // Execution delays accumulate
    #10 a = 1;
    #10 b = 0;        // Executes at tsim = 40
  end
endmodule
```

CSE 20221 Introduction to Verilog.18


Copyright 2006 Michael D. Ciletti, ND - 2006

Example: Clock Generator

```
...
parameter latency = 50, half_cycle = 10;
...
initial #latency forever # half_cycle clock = ~ clock;
```

Single pass behavior

Unconditional loop



CSE 20221 Introduction to Verilog.20

Copyright 2006 Michael D. Ciletti, ND - 2006

Continuous Assignments

- Continuous assignments (Keyword: **assign**) are the Verilog counterpart of Boolean equations
- Hardware is implicit (e.g., combinational logic)

Example:

```
module my_nand (
    output y, input x1, x2
);
    assign y = ~(x1 & x2);
endmodule
```

Verilog
2001

The RHS expression is monitored, and the LHS variable is updated automatically when the RHS expression changes value.

CSE 20221 Introduction to Verilog.21

Copyright 2006 Michael D. Ciletti, ND - 2006

Example: And-Or-Invert

```
module AOI_5_CA1 (
    output y_out, input x_in1, x_in2, x_in3, x_in4, x_in5
);

```

assign y_out =


$\sim((x_{in1} \& x_{in2}) | (x_{in3} \& x_{in4} \& x_{in5}))$;

endmodule

Bitwise-complement

Bitwise-OR

Bitwise-AND




CSE 20221 Introduction to Verilog.22

Copyright 2006 Michael D. Ciletti, ND - 2006

Example: 2-Bit Comparator

Using primitives



CSE 20221 Introduction to Verilog.23

Copyright 2006 Michael D. Ciletti, ND - 2006

Example: 2-Bit Comparator

```
module compare_2_str (A_gt_B, A_lt_B, A_eq_B, A0, A1, B0, B1);
    output A_gt_B, A_lt_B, A_eq_B;
    input A0, A1, B0, B1;
    // Note: w1, w2, ... are implicit wires
```

nor (A_gt_B, A_lt_B, A_eq_B);

or (A_lt_B, w1, w2, w3);

and (A_eq_B, w4, w5);

and (w1, w6, B1);

and (w2, w6, w7, B0);

and (w3, w7, B0, B1); // Note: interchanging w7, B0 and B1 has no effect

not (w6, A1);

not (w7, A0);

xnor (w4, A1, B1);

xnor (w5, A0, B0);

endmodule

Note: n inputs are accommodated automatically.

CSE 20221 Introduction to Verilog.24

Copyright 2006 Michael D. Ciletti, ND - 2006

Verilog
2001

Concurrent Continuous Assignments

Multiple continuous assignments are active concurrently.


Example: 2-Bit Comparator

```
module compare_2_CAO (
    output A_lt_B, A_gt_B, A_eq_B, input A1, A0, B1, B0
);
    assign A_lt_B = (~A1) & B1 | (~A1) & (~A0) & B0 | (~A0) & B1 & B0;
    assign A_gt_B = A1 & (~B1) | A0 & (~B1) & (~B0) | A1 & A0 & (~B0);
    assign A_eq_B = (~A1) & (~A0) & (~B1) & (~B0) | (~A1) & A0 & (~B1)
        & B0 | A1 & A0 & B1 & B0 | A1 & (~A0) & B1 & (~B0);
endmodule
```



Alternative Models: Concatenation

```
module compare_2_CA1 (A_lt_B, A_gt_B, A_eq_B, A1, A0, B1, B0);
    input A1, A0, B1, B0;
    output A_lt_B, A_gt_B, A_eq_B;
    assign A_lt_B = ({A1, A0} < {B1, B0});
    assign A_gt_B = ({A1, A0} > {B1, B0});
    assign A_eq_B = ({A1, A0} == {B1, B0});
endmodule
```



Alternative Models: Busses

```
module compare_2_CA1 (A_lt_B, A_gt_B, A_eq_B, A, B);
    input [1:0] A, B;
    output A_lt_B, A_gt_B, A_eq_B;

    assign A_lt_B = (A < B); // RHS is true (1) or false (0)
    assign A_gt_B = (A > B);
    assign A_eq_B = (A == B);
endmodule
```

Modeling Combinational Logic With Cyclic Behaviors

Example: 32-Bit Comparator

```
module compare_32_CA (
    input [31:0] A, B, output reg A_gt_B, A_lt_B, A_eq_B
);
    Event control operator           Sensitivity list
    always @ (A, B) begin
        A_gt_B <= (A > B), // List of multiple procedural assignments
        A_lt_B <= (A < B),
        A_eq_B <= (A == B);
    end
endmodule
```

The target of a procedural assignment in a cyclic behavior must be a declared **reg**.

Truth Table Using Case Statement


```
module divisible_by_3(A, F);
    input [2:0] A;
    output F;
    reg F;
    always @ ( A )
        case (A)
            0: F <= 0;
            1: F <= 0;
            2: F <= 0;
            3: F <= 1;
            4: F <= 0;
            5: F <= 0;
            6: F <= 1;
            7: F <= 0;
        endcase
    endmodule
```

CSE 20221 Introduction to Verilog.29

Copyright 2006 Michael D. Ciletti, ND - 2006

Modeling Synchronous Logic with Cyclic Behaviors

- Use edge-sensitive cyclic behaviors to model flip-flops and sequential logic.



CSE 20221 Introduction to Verilog.30

Copyright 2006 Michael D. Ciletti, ND - 2006

Modeling Synchronous Logic (1 of 2)


Example: D Flip-Flop with asynchronous set / reset (active low)

```
module df_behav (input data, set, clk, reset, output reg q, output q_bar);
    assign q_bar = ~q;
    always @ (posedge clk, negedge reset, negedge set)
    begin
        if (reset == 0) q <= 0;
        else if (set == 0) q <= 1;
        else q <= data;
    end
endmodule
```

How does a synthesis tool identify the synchronizing signal?

Verilog 2001

Non-blocking assignment operator




CSE 20221 Introduction to Verilog.31

Copyright 2006 Michael D. Ciletti, ND - 2006

Modeling Synchronous Logic (2 of 2)

Example: D flip-flop with synchronous set / reset

```
module df_behav (input data, set, clk, reset, output reg q, output q_bar);
    assign q_bar = ~q;
    always @ (posedge clk) // Flip-flop with synchronous set/reset
    begin
        if (reset == 0) q <= 0;
        else if (set == 0) q <= 1;
        else q <= data;
    end
endmodule
```



CSE 20221 Introduction to Verilog.32

Copyright 2006 Michael D. Ciletti, ND - 2006

Dataflow / RTL Behavioral Modeling

- Dataflow / RTL (register transfer level) models of combinational logic describe concurrent operations on datapath signals, usually in a synchronous machine.
- Register operations with language operators
- Assignment of value to variables
- Control flow constructs

CSE 20221 Introduction to Verilog.33

Copyright 2006 Michael D. Ciletti, ND - 2006

Adder The Easy Way!

- Continuous assignments (Keyword: **assign**) are the Verilog counterpart of Boolean equations
- Hardware is implicit (e.g., combinational logic)

```
module add4 (A, B, S);
  input [3:0] A;
  input [3:0] B;
  output [4:0] S;

  assign S = A + B;
endmodule
```

The RHS expression is monitored, and the LHS variable is updated automatically when the RHS expression changes value.

CSE 20221 Introduction to Verilog.34

Copyright 2006 Michael D. Ciletti, ND - 2006


Verilog Operators

Precedence	Symbol	Operator
Highest	+ - ! ~ ** * / % + - << >> <<< >>> < <= > >= == != === !== & ~& ^ ^~ ~^ ~ && 	Unary Exponentiation Multiply, divide, modulus Add, subtract Shift Relational Equality Binary, Reduction Logical Conditional
Lowest	:	

CSE 20221 Introduction to Verilog.34

Copyright 2006 Michael D. Ciletti, ND - 2006

RTL Example: shift Register



```
module Shift_reg4 (output Data_out, input Data_in, clock, reset);
  reg [3:0] Data_reg;
  assign Data_out = Data_reg[0];
  always @ (negedge reset or posedge clock)
    begin
      if (reset == 1'b0) Data_reg <= 4'b0;
      else Data_reg <= {Data_in, Data_reg[3:1]};
    end
endmodule
```

CSE 20221 Introduction to Verilog.36

Copyright 2006 Michael D. Ciletti, ND - 2006

Concurrent Assignments (Non-Blocking)

- Nonblocking assignment (`<=`) statements execute *concurrently* (in parallel) rather than sequentially
- The order in which nonblocking assignments are listed has no effect.
- Mechanism: the RHS of the assignments are sampled, then assignments are updated
- Assignments are based on values held by RHS before the statements execute
- Result: No dependency between statements

CSE 20221 Introduction to Verilog.37


Copyright 2006 Michael D. Ciletti, ND - 2006

Example: Concurrent Assignment

```
module shiftreg_PA (E, A, clk, rst);
    output A;
    input E;
    input clk, rst;
    reg A, B, C, D;
```

```
always @ (posedge clk or posedge rst) begin
    if (reset) begin A = 0; B = 0; C = 0; D = 0; end
    else begin
        A <= B;
        B <= C;
        C <= D;
        D <= E;
    end
end
endmodule
```

Synthesis Result:



CSE 20221 Introduction to Verilog.38

Copyright 2006 Michael D. Ciletti, ND - 2006

Sequential Assignment

- The order of execution of procedural statements in a cyclic behavior may depend on the order in which the statements are listed
- A blocked procedural assignment (`=`) cannot execute until the previous statement executes
- We're not going to use this in this class!

CSE 20221 Introduction to Verilog.39

Copyright 2006 Michael D. Ciletti, ND - 2006