#### CSE 20221: Logic Design

### Finite State Machines in Verilog

Jay Brockman Department of Computer Science and Engineering Department of Electrical Engineering University of Notre Dame

Logic Design: FSMs in Verilog.1

#### Brockman, ND, 2007

#### **Key Points**

- Not difficult to describe FSM behavior in an HDL
- But goal is to synthesize good hardware
  - Need to be very precise so synthesis tools can do this
  - Subtle mistakes can have major effect
- My goal: equip you with a simple yet flexible and reliable approach to writing FSMs in Verilog
  - enough detail to avoid getting bitten
  - but also avoid confusion



Logic Design: FSMs in Verilog.2

Logic Design: FSMs in Verilog.4

Brockman, ND, 2007

#### What we know so far

- Finite state machines
  - Binary encoded state names
  - Next state depends on
    - current state
    - input
  - Outputs depend on
    - Moore machine: state only
    - Mealy machine: state and inputs
- Verilog
  - Combinational logic
    - sensitive to changes in signal levels
  - Sequential logic (registers)
    - sensitive to changes in clock edges (and reset)

Brockman, ND, 2007

## Describing FSM in Verilog





#### Unassigned Output (Beware!)





#### Unassigned Output: Simulation Results



#### Synthesis of Unassigned Output

module unassigned output(s, out1, out2); input [1:0] s; output reg out1; output reg out2; parameter s0 = 2'b00; parameter s1 = 2'b01; parameter s2 = 2'b10; always @(s) case (s) s0: begin out1 <= 0; out2 <= 0; end s1: out1 <= 1; s2: out2 <= 1; Latches endcase endmodule Logic Design: FSMs in Verilog.10 Brockman, ND, 2007

### Detecting Unassigned Output/Latch Problem

FSM_DEMO2 Project Status							
Project File	:	FSM_demo2.ise	Current State:	Synthesized			
Module Nai	me:	unassigned_output	• Errors:	No Errors			
Target Dev	ice:	xc3s100e-4vq100	• Warnings:	2 Warnings			
Product Ve	rsion:	ISE 9.1.01i	• Updated:	Thu Apr 12 05:05:36 2007			
. 🖻 Θ							
	Program	All Current Messages - E	Errors, Warnings, and Info	\$			
	Program xst	All Current Messages - F	Errors, Warnings, and Info t latch for signal <out1>.</out1>	\$			
	Program xst xst	All Current Messages - f Xst: 737 - Found 1-bil Xst: 2371 - HDL ADV	Errors, Warnings, and Info Llatch for signal <out1>. /ISOR - Logic functions re</out1>	s spectively driving the data and gate er			
	Program xst xst xst	All Current Messages - F Xst:737 - Found 1-bi Xst:2371 - HDL ADV Xst:737 - Found 1-bi	Errors, Warnings, and Info t latch for signal <out1>. /ISOR - Logic functions re t latch for signal <out2>.</out2></out1>	s spectively driving the data and gate er			

# Don't leave undefined input cases!

Always assign all outputs!

case (s) s0: begin out1 <= 0; out2 <= 0; end s1: begin out1 <= 1; out2 <= 0; end s2: begin out1 <= 0; out2 <= 1; end default: begin out1 <= 0; out2 <= 0; end endcase



Define default input case so FSM can't get "stuck" (Also a latch problem)

Logic Design: FSMs in Verilog.12

# Mealy Machine

	always @(state or enough) case (state)	binary	one-hot
outputs on transitions Inputs: enough (bit) Outputs: d, clear (bit) /d=0, clear=1 Init Wait enough' enough/d=1	<pre>s_init: begin next_state &lt;= s_wait; d &lt;= 0; clear &lt;= 1; end s_wait: begin if (!enough) begin next_state &lt;= s_wait; d &lt;= 0; clear &lt;= 0; end else begin next_state &lt;= s_init; d &lt;= 1; clear &lt;= 0; end end endcase</pre>	<ul> <li>parameter s0 = 2'b00; parameter s1 = 2'b01; parameter s2 = 2'b10;</li> <li>Synthesis tools will gen regardless of how you e</li> <li>FPGAs generally prefer <ul> <li>less fan in → simpler log</li> <li>less fan in → faster logid</li> <li>plenty of flip-flops availa</li> </ul> </li> </ul>	<pre>parameter s0 = 3'b001; parameter s1 = 3'b010; parameter s2 = 3'b100; erally optimize, encode states r one-hot pic ble (approximately 1 per LUT)</pre>
Logic Design: FSMs in Verilog.13	Brockman, ND, 2007	Logic Design: FSMs in Verilog.14	Brockman, ND, 2007

# Binary vs. One-Hot Encoding