

Any questions from last time?



# Digital Design

## Chapter 8: Programmable Processors


Slides to accompany the textbook *Digital Design*, First Edition,  
by Frank Vahid, John Wiley and Sons Publishers, 2007.  
<http://www.ddvahid.com>

Copyright © 2007 Frank Vahid


Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as unanimated pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may not be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley—see <http://www.intel.com> for information.

## Introduction


- Programmable (general-purpose) processor
  - Mass-produced, then programmed to implement different processing tasks
    - Well-known common programmable processors: Pentium, Sparc, PowerPC
    - Lesser-known but still common: ARM, MIPS, 8051, PIC
      - Low-cost embedded processors found in cell phones, blinking shoes, etc.
  - Instructive to design a very simple programmable processor
    - Real processors can be much more complex



Seatbelt warning light single-purpose processor



3-tap FIR filter single-purpose processor




General-purpose processor

Digital Design  
Copyright © 2006  
Frank Vahid

## Basic Architecture

- Processing generally consists of:
  - Loading some data
  - Transforming that data
  - Storing that data
- **Basic datapath:** Useful circuit in a programmable processor
  - Can read/write data memory, where main data exists
  - Has register file to hold data locally
  - Has ALU to transform local data




Datapath

Digital Design  
Copyright © 2006  
Frank Vahid

## Basic Datapath Operations

- Load operation: Load data from data memory to RF
- ALU operation: Transforms data by passing one or two RF register values through ALU, performing operation (ADD, SUB, AND, OR, etc.), and writing back into RF.
- Store operation: Stores RF register value back into data memory
- **Each operation can be done in one clock cycle**



Load operation

ALU operation

Store operation

Digital Design  
Copyright © 2006  
Frank Vahid

## Basic Datapath Operations


- Q: Which are valid *single-cycle operations* for given datapath?
  - SEE HANDOUT.



## An example...

- Q: How can we do:  $d(0) + R1$ , store in R2?

**Need at least 2 instructions:**  
**MOV R3, D(0) # LOAD D(0)**  
**ADD R2, R1, R3 # Do the ADD**



6


## Exercise: Basic Datapath Operations

- Q: How many cycles does each of the following take for given datapath? – SEE HANDOUT

- Move RF[1] to RF[2]
- Add D[8] with RF[2] and store the result in RF[4]
- Add D[8] with RF[1], then add the result with RF[4], and store the final result in D[8]

## Basic Architecture – Control Unit

- $D[9] = D[0] + D[1]$  – requires a sequence of four datapath operations:
  - 0: RF[0] = D[0]
  - 1: RF[1] = D[1]
  - 2: RF[2] = RF[0] + RF[1]
  - 3: D[9] = RF[2]
- Each operation is an *instruction*
  - Sequence of instructions – *program*
  - Looks cumbersome, but that's the world of programmable processors – Decomposing desired computations into processor-supported operations
  - Store program in *Instruction memory*
  - *Control unit* reads each instruction and executes it on the datapath
    - PC: Program counter – address of current instruction
    - IR: Instruction register – current instruction



**Foreshadowing:**  
 What if we want ALU to add, subtract?  
 How do we tell it what to do?




**Digression:**  
 HW vs. SW based approaches

8

## Basic Architecture – Control Unit

- To carry out *each instruction*, the control unit must:
  - Fetch – Read instruction from inst. mem.
  - Decode – Determine the operation and operands of the instruction
  - Execute – Carry out the instruction's operation using the datapath




Digital Design  
Copyright © 2006  
Frank Vahid

9

## Basic Architecture – Control Unit

- To carry out *each instruction*, the control unit must:
  - Fetch – Read instruction from inst. mem.
  - Decode – Determine the operation and operands of the instruction
  - Execute – Carry out the instruction's operation using the datapath



Digital Design  
Copyright © 2006  
Frank Vahid

10

## Basic Architecture – Control Unit

- To carry out *each instruction*, the control unit must:
  - Fetch – Read instruction from inst. mem.
  - Decode – Determine the operation and operands of the instruction
  - Execute – Carry out the instruction's operation using the datapath

SEE  
HANDOUT

## Basic Architecture – Control Unit


- To carry out *each instruction*, the control unit must:
  - Fetch – Read instruction from inst. mem.
  - Decode – Determine the operation and operands of the instruction
  - Execute – Carry out the instruction's operation using the datapath

SEE  
HANDOUT

## Basic Architecture – Control Unit

- Generalize the steps for Load, Store, and Add

## Basic Architecture – Control Unit



## Creating a Sequence of Instructions

- Q:** Create sequence of instructions to compute  $D[3] = D[0] + D[1] + D[2]$  on earlier-introduced processor
- A1:** One possible sequence
  - First load data memory locations into register file
    - $R[3] = D[0]$
    - $R[4] = D[1]$
    - $R[2] = D[2]$
 (Note arbitrary register locations)
  - Next, perform the additions
    - $R[1] = R[3] + R[4]$
    - $R[1] = R[1] + R[2]$
  - Finally, store result
    - $D[3] = R[1]$
- A2:** Alternative sequence
  - First load  $D[0]$  and  $D[1]$  and add them
    - $R[1] = D[0]$
    - $R[2] = D[1]$
    - $R[1] = R[1] + R[2]$
  - Next, load  $D[2]$  and add
    - $R[2] = D[2]$
    - $R[1] = R[1] + R[2]$
  - Finally, store result
    - $D[3] = R[1]$

## Exercise: Creating Instruction Sequences

**Q1:**  $D[8] = D[8] + RF[1] + RF[4]$

SEE  
HANDOUT

**Q2:**  $D[9] = D[1] + D[2]$

## Number of Cycles

- **Q:** How many cycles are needed to execute six instructions using the earlier-described processor?
- **A:**

## Three-Instruction Programmable Processor

- Instruction Set – List of allowable instructions and their representation in memory, e.g.,

– <b>Load</b> instruction	0000	$r_3 r_2 r_1 r_0$	$d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$
– <b>Store</b> instruction	0001	$r_3 r_2 r_1 r_0$	$d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$
– <b>Add</b> instruction	0010	$r_a r_3 r_a r_2 r_a r_1 r_a r_0$	$r_b r_3 r_b r_2 r_b r_1 r_b r_0$ $r_c r_3 r_c r_2 r_c r_1 r_c r_0$

Desired program  
0: RF[0]=D[0]  
1: RF[1]=D[1]  
2: RF[2]=RF[0]+RF[1]  
3: D[9]=RF[2]


Instruction memory I	
0:	0000 0000 00000000
1:	0000 0001 00000001
2:	0010 0010 0000 0001
3:	0001 0010 00001001

opcode operands

“Instruction” is an idea that helps abstract 1s, 0s, but still provides info. about HW

Instructions in 0s and 1s – machine code

## Program for Three-Instruction Processor



OPCODE = sequence of 1s, 0s that's fed to controller to tell datapath what to do

## Program for Three-Instruction Processor

- Another example program in machine code
  - Compute  $D[5] = D[5] + D[6] + D[7]$

–Load instruction—0000  $r_3 r_2 r_1 r_0$   $d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$   
 –Store instruction—0001  $r_3 r_2 r_1 r_0$   $d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$   
 –Add instruction—0010  $r_a r_3 r_a r_2 r_a r_1 r_a r_0$   $r_b r_3 r_b r_2 r_b r_1 r_b r_0$   $r_c r_3 r_c r_2 r_c r_1 r_c r_0$

## Assembly Code

- Machine code (0s and 1s) hard to work with
- Assembly code – Uses mnemonics
  - Load** instruction—**MOV Ra, d**
    - specifies the operation  $RF[a]=D[d]$ .  $a$  must be 0,1, ..., or 15—so  $R0$  means  $RF[0]$ ,  $R1$  means  $RF[1]$ , etc.  $d$  must be 0, 1, ..., 255
  - Store** instruction—**MOV d, Ra**
    - specifies the operation  $D[d]=RF[a]$
  - Add** instruction—**ADD Ra, Rb, Rc**
    - specifies the operation  $RF[a]=RF[b]+RF[c]$

<i>Desired program</i>	0: 0000 0000 00000000	<b>0: MOV R0, 0</b>
0: $RF[0]=D[0]$	1: 0000 0001 00000001	<b>1: MOV R1, 1</b>
1: $RF[1]=D[1]$	2: 0010 0010 0000 0001	<b>2: ADD R2, R0, R1</b>
2: $RF[2]=RF[0]+RF[1]$	3: 0001 0010 00001001	<b>3: MOV 9, R2</b>
3: $D[9]=RF[2]$		

machine code

assembly code

21



Digital Design  
Copyright © 2006  
Frank Vahid

## Exercise: Creating Assembly Code

Q1:  $D[8] = D[8] + RF[1] + RF[4]$

$RF[2] = RF[1] + RF[4]$

$RF[3] = D[8]$

$RF[2] = RF[2] + RF[3]$

$D[8] = RF[2]$

Q2:  $RF[2] = RF[1]$


$RF[2] = RF[1] + 0$

MOV R1, 0??

X.S. Hu

## Control-Unit and Datapath for Three-Instruction Processor

- To design the processor, we can begin with a high-level state machine description of the processor's behavior




Your 1st lab is about state machines. They're important b/c they help to automate instruction processing.

23

## Control-Unit and Datapath for Three-Instruction Processor

- Create detailed connections among components




Digital Design  
Copyright © 2006  
Frank Vahid

24

# Control-Unit and Datapath for Three-Instruction Processor

- Convert high-level state machine description of entire processor to FSM description of controller that uses datapath and other components to achieve same behavior



Digital Design  
Copyright © 2006  
Frank Vahid

## Exercise: Understanding the Processor Design (1)

- Will the correct instruction be fetched if PC is incremented during the fetch cycle?
- While executing "MOV R1, 3", what is the content of PC and IR at the end of the 1st cycle, 2nd cycle, 3rd cycle, etc.?
- What if it takes more than 1 cycle for memory read?

## Exercise: Understanding the Processor Design (2)

Q1:  $D[8] = D[8] + RF[1] + RF[4]$

...  
I[15]: Add R2, R1, R4

I[16]: MOV R3, 8


I[17]: Add R2, R2, R3

...

RF[1] = 4

RF[4] = 5

D[8] = 7



## Exercise: Extending the Three-Instruction Processor

Add a instruction:

JMP: jump to a location specified by the 12-bit offset

