


## CSE 30321

### MIPS Single Cycle Dataflow

## The organization of a computer

### Von Neumann Model:

- Stored-program machine instructions are represented as numbers
- Programs can be stored in memory to be read/written just like numbers



## The goals of this lecture are...

- ...to show how ISAs map to real HW and affect the organization of processing logic...
- ...and to set up a discussion of pipelining + other principles of modern processing...

## Functions of Each Component

- **Datapath:** performs data manipulation operations
  - arithmetic logic unit (ALU)
  - floating point unit (FPU)
- **Control:** directs operation of other components
  - finite state machines
  - micro-programming
- **Memory:** stores instructions and data
  - random access v.s. sequential access
  - volatile v.s. non-volatile
  - RAMs (SRAM, DRAM), ROMs (PROM, EEPROM), disk
  - tradeoff between speed and cost/bit
- **Input/Output and I/O devices:** interface to the environment
  - mouse, keyboard, display, device drivers

## The Performance Perspective


- Performance of a machine determined by
  - Instruction count, clock cycles per instruction, clock cycle time
- Processor design (datapath and control) determines:
  - Clock cycles per instruction
  - Clock cycle time
- We will discuss a simplified MIPS implementation

## Review of Design Steps


- Instruction Set Architecture => RTL representation
- RTL representation =>
  - Datapath components
  - Datapath interconnects
- Datapath components => Control signals
- Control signals => Control logic
  
- Writing RTL: How many states (cycles) should an instruction take?
  - CPI
  - Datapath component sharing

## MIPS Instruction Formats

- All MIPS instructions are 32 bits (4 bytes) long.
- R-type:



- I-Type:



- J-type



## Let's talk about this generally on the board first...

- Let's just look at our instruction formats and "derive" a simple datapath
  - (we need to make all of these instruction formats "work")

## The MIPS Subset

- To simplify things a bit we'll just look at a few instructions:

- memory-reference: `lw, sw`
- arithmetic-logical: `add, sub, and, or, slt`
- branching: `beq, j`


- Organizational overview:

- fetch an instruction based on the content of PC
- decode the instruction
- fetch operands
  - (read one or two registers)
- execute
  - (effective address calculation/arithmetic-logical operations/comparison)
- store result
  - (write to memory / write to register / update PC)

At simplest level, this is how Von Neumann, RISC model works

## Implementation Overview

- Abstract / Simplified View:



- 2 types of signals: data and control
- Clocking strategy: All storage elements clocked by same clock edge.


## What we'll do...

- ...look at instruction encodings...
- ...look at datapath development...
- ...discuss how we generate the control signals to make the datapath elements work...

## Review of Design Steps

- Instruction set Architecture => RTL representation
    - RTL representation =>
      - Datapath components
      - Datapath interconnects
  - Datapath components => Control signals
  - Control signals => Control logic
  - Writing RTL: How many states (cycles) should an instruction take?
    - CPI
    - Datapath component sharing
- Handwritten notes: "i.e.  $PC \leftarrow PC + 4$  (or  $\$4 \leftarrow \$3 + \$2$ )" with arrows pointing to Datapath components and Datapath interconnects. "need these to do" with arrows pointing to Datapath components and Datapath interconnects. "need these to do" with arrows pointing to Control signals and Control logic.


## What to be Done for Each Instruction?



- How many cycles should the above take?
- You are the architect so you decide!
- Less cycles => more to be done in one cycle


## Single Cycle Implementation

- Each instruction takes one cycle to complete.
- We wait for everything to settle down, and the right thing to be done
  - ALU might not produce "right answer" right away
  - (why?)
  - we use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path




## Instruction Fetch Unit

- Fetch the instruction:  $\text{mem}[\text{PC}]$  ,
- Update the program counter:
  - sequential code:  $\text{PC} \leftarrow \text{PC} + 4$
  - branch and jump:  $\text{PC} \leftarrow$  "something else"




## Let's say we want to fetch... ...an R-type instruction (arithmetic)

- Instruction format:



- RTL:
  - Instruction fetch:  $\text{mem}[\text{PC}]$
  - ALU operation:  $\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs}] \text{ op } \text{reg}[\text{rt}]$
  - Go to next instruction:  $\text{Pc} \leftarrow \text{PC} + 4$
- Ra, Rb and Rw are from instruction's rs, rt, rd fields.
- Actual ALU operation and register write should occur after decoding the instruction.


## Datapath for R-Type Instructions



- Register timing:
  - Register can always be read.
  - Register write only happens when RegWr is set to high and at the falling edge of the clock

## I-Type Arithmetic/Logic Instructions


- Instruction format:



- RTL for arithmetic operations: e.g., ADDI
  - Instruction fetch:  $mem[PC]$
  - Add operation:  $reg[rt] \leftarrow reg[rs] + SignExt(imm16)$
  - Go to next instruction:  $Pc \leftarrow PC + 4$
- Also, immediate instructions


## Datapath for I-Type A/L Instructions

note that we reuse ALU...



## I-Type Load/Store Instructions

- Instruction format:



- RTL for load/store operations: e.g., LW
  - Instruction fetch:  $mem[PC]$
  - Compute memory address:  $Addr \leftarrow reg[rs] + SignExt(imm16)$
  - Load data into register:  $reg[rt] \leftarrow mem[Addr]$
  - Go to next instruction:  $Pc \leftarrow PC + 4$
- How about store?
  - same thing, just skip 3<sup>rd</sup> step ( $mem[addr] \leftarrow reg[rs]$ )



## J-Type Jump Instructions

- Instruction format:




- RTL operations: e.g., BEQ


- Instruction fetch:  $mem[PC]$
- Set up PC:  $PC \leftarrow ((PC + 4) \ll 31:29) \text{ CONCAT}(target \ll 25:0) \times 4$

## Instruction Fetch Unit

(why  $PC \ll 31:28$  -  
subtlety - see  
Page 383 in your text)



## A Single Cycle Datapath



Add Jump.

## Let's trace a few instructions

- For example...

- Add \$5, \$6, \$7
- SW 0(\$9), \$10
- Sub \$1, \$2, \$3
- LW \$11, 0(\$12)





# Single Cycle Control Input/Output

- Control Inputs:
    - Opcode (6 bits)
    - How about R-type instructions?
  - Control Outputs:
    - RegDst
    - ALUSrc
    - MemtoReg
    - RegWrite
    - MemRead
    - MemWrite
    - Branch
    - Jump
    - ALUctr
- Step 1: Identify inputs & outputs (these are columns)
- Step 2: Make a control signal table for each cycle (these are rows)

# Control Signal Table


R-type (inputs)

	Add	Sub	LW	SW	BEQ
Func (input)	100000	100010	xxxxxx	xxxxxx	xxxxxx
Op (input)	000000	000000	100011	101011	000100
RegDst	1	1	0	X	X
ALUSrc	0	0	1	1	0
Mem-to-Reg	0	0	1	X	X
Reg. Write	1	1	1	0	0
Mem. Read	0	0	1	0	0
Mem. Write	0	0	0	1	0
Branch	0	0	0	0	1
ALUOp	Add	Sub	00	00	01


(outputs)

# The HW needed, plus control

Single cycle MIPS machine




# Main control, ALU control



- Use OP field to generate ALUOp (encoding)
  - Control signal fed to ALU control block
- Use Func field and ALUOp to generate ALUctr (decoding)
  - Specifically sets 3 ALU control signals
    - B-Invert, Carry-in, operation

# Main control, ALU control



# Generating ALUctr

We want these outputs:

ALU Operation	and	or	add	sub	slt
ALUctr<2:0>	000	001	010	110	111

ALUctr<2> = B-negate (C-in & B-invert) **Invert B and C-in must be a 1 for subtract**  
 ALUctr<1> = Select ALU Output  
 ALUctr<0> = Select ALU Output

and - 00  
 or - 01  
 adder - 10  
 less - 11

**mux**

We have these inputs...


Inputs: ALUOp, Func field (F5-F0), ALUctr

Outputs: ALUctr

	ALUOp		Func field					ALUctr	
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
36 (and)	1	0	0	1	0	0	0	0	010 (add)
37 (or)	1	0	0	1	0	1	0	0	110 (sub)
32 (add)	1	0	0	0	0	0	0	0	010 (add)
34 (sub)	1	0	0	0	1	0	0	0	110 (sub)
42 (slt)	1	0	1	0	1	0	0	0	000 (and)
	1	X	X	X	0	1	0	0	001 (or)
	1	X	X	X	1	0	1	0	111 (slt)


can ignore these (they're the same for all...)

# The Logic



# Recall...


Single cycle MIPS machine



Well, here's what we did...

Single cycle  
MIPS machine

We came up with the information to generate this logic which would fit here in the datapath.



## Single cycle versus multi-cycle

(and again, remember, realistically logic, ISAs, instruction types, etc. would be *much* more complex)

(we'd also have to route all signals too...which may affect how we'd like to organize processing logic)

## Single-Cycle Implementation

- Single-cycle, fixed-length clock:
  - CPI = 1
  - Clock cycle = propagation delay of the longest datapath operations among all instruction types
  - Easy to implement
- Single-cycle, variable-length clock:
  - CPI = 1
  - Clock cycle =  $\sum (\%(\text{type-}i \text{ instructions}) * \text{propagation delay of the type "i" instruction datapath operations})$
  - Better than the previous, but impractical to implement
- Disadvantages:
  - What if we have floating-point operations?
  - How about component usage?

## Multiple Cycle Alternative

- Break an instruction into smaller steps
- Execute each step in one cycle.
- Execution sequence:
  - Balance amount of work to be done
  - Restrict each cycle to use only one major functional unit
  - At the end of a cycle
    - Store values for use in later cycles, why?
    - Introduce additional "internal" registers
- The advantages:
  - Cycle time much shorter
  - Diff. inst. take different # of cycles to complete
  - Functional unit used more than once per instruction