Lecture 17a

A short review

So, what are the goals of this course?

- At the end of the semester, you should be able to...
 - ...describe the fundamental components required in a single core of a modern microprocessor
 - (Also, explain how they interact with each other, with main memory, and with external storage media...)



University of Notre Dame

CSE 30321 - Lecture 17 - 1st half review

We're halfway there...

University of Notre Dame

CSE 30321 - Lecture 17 - 1st half review

3



We're halfway there...



However, they may be organized slightly differently...

University of Notre Dame

CSE 30321 - Lecture 17 - 1st half review

Next...





An important idea...





- We can see CPU performance dependent on:
 - Clock rate, CPI, and instruction count
- CPU time is directly proportional to all 3:
 - Therefore an x % improvement in any one variable leads to an x % improvement in CPU performance
- But, everything usually affects everything:



So, what are the goals of this course?

- At the end of the semester, you should be able to...
 - ...compare and contrast different computer architectures to determine which one performs better...

Exa	AMD C Smarter Choice	AMD Athlon [•]	Pentium Dates Instar	Intel® Pentium® Dual-Core processor The Intel® Pentium® dual-core processor delivers great performance, low power enhancements, and multitasking for endowned by the intel® processor delivers great performance, low power enhancements, and multitasking for whether the intel® pentium by the interval of the interval o								
	Processor	AMD Athlon™	Processor Number ¹	Architecture	Cache	Clock Speed	Front Side Bus	Dual-core	Enhanced Intel SpeedStep® Technology ²	Execute Disable Bit ^o	Intel® 64Φ	
	Model	3200+	E2220	65 nm	1MB L2	2.40 GHz	800 MHz	1	1	1	1	
	OPN Tray	ADA3200AEP5AR	E2200	65 nm	1MB L2	9 20 GH	800 MHz	1	1	1	1	
	OPN PIB	ADA3200BOX	E2180	65 nm	1MB L2	2.00 GHz	800 MHz	1	1	1	1	
	Operating Mode 32 Bit	Yes	E2160	65 nm	1MB L2	1.80 GHz	800 MHz	1	1	1	1	
	Operating Mode 64 Bit	Yes	E2140	65 nm	1MB L2	1.60 GHz	800 MHz	1	1	1	1	
	Revision	00	T2330	65 nm	1MB L2	1.60 GHz	533 MHz	1	1	1	1	
	Core Speed (MHz)	2000	T2310	65 nm	1MB L2	1.46 GHz	533 MHz	1	1	1	1	
	Voltages	1 501	T2130	65 nm	1MB L2	1.86 GHz	533 MHz	1	1	1		
	Max Temps (C)	70	T2080	65 nm	1MB L2	1.73 GHz	533 MHz	1	1	1		
	Wattana	80 W	T2060	65 nm	1MB L2		533 MHz	1	1	1		
	1 1 Cache Size (KB)	128	T2370	65 nm	1MB L2	1.73 GHz	533 MHz	1	1	1	1	
	L1 Cache Count	1				\smile						

If you want to do X, which processor is best?

University of Notre Dame

CSE 30321 - Lecture 17 - 1st half review

So, what are the goals of this course?

- At the end of the semester, you should be able to ...
 - ...design a processor architecture to meet a specific performance target...



You might choose to add more or less on-chip memory...

L2 Cache Size (KB) 1.2 Cache Cr

CSE 30321 - Lecture 17 - 1st half review

Example

memory (2ns), ALU and adders (2ns), register file access

□ Calculate cycle time assuming negligible delays except:

LW: max{mem + RF + ALU + mem + RF. Add} = 8ns

BEQ: max{mem + RF + ALU, max{Add, mem + Add}}

Looking at the multi-cycle datapath, we might optimize a

state to make it faster ... even if the CPI increases for

some cases

More in Final Project, HW 06

SW: max{mem + RF + ALU + mem, Add} = 7ns

R-type: max {mem + RF + ALU + RF, Add}

= 6ns

= 5ns

(1ns)

CSE 30321 - Lecture 17 - 1st half review

So, what are the goals of this course?

- At the end of the semester, you should be able to...
 - ...understand how code written in a high-level language (e.g. C) is eventually executed on-chip...



In Java:

public static void insertionSort(int[] list, int length) { In C: int firstOutOfOrder, location, temp; void insertionSort(int numbers[], int array_size) for(firstOutOfOrder = 1; firstOutOfOrder < length; firstOutOfOrder++) { if(list[firstOutOfOrder] < list[firstOutOfOrder - 1]) { int i, j, index; temp = list/firstOutOfOrder]: for (i=1; i < array size; i++)</pre> location = firstOutOfOrder: index = numbers[i]; do { while ((j > 0) && (numbers[j-1] > index)) list[location] = list[location-1]; location--; numbers[j] = numbers[j-1]; j = j - 1; while (location > 0 && list[location-1] > temp); numbers[j] = index; list[location] = temp; 3

Both programs could be run on the same processor... how does this happen?



Therefore the address to memory must come from a

register.

9

10

So, what are the goals of this course?

- At the end of the semester, you should be able to...
 - ...explain and articulate why modern microprocessors now have more than 1 core...
- Why?
 - For 8, 16 core chips to be practical, we have to be able to use them
 - Students in this class should go on to play a role in making such chips useful...



University of Notre Dame University of Notre Dame, Department of Computer Science & Engineering CSE 30321 - Lecture 17 - 1st half review 15 CSE 30321 - Lecture 17 - 1st half review

This idea has been extended...

Quad core chips...







Practical problems must be addressed!

Advances in parallel programming are necessary!

O INFRIDD

We'll start this today!

Solution?

Motivation: Processor complexity is good enough, transistor sizes scale. we can slow processors down, manage power, and get performance from...

Parallelism

A portrait of performance. "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the dual-core performance of Intel Centrino processor technology can handle intensive tasks with flying colors.

(i.e. 1 processor, 1 ns clock cycle VS. 2 processors, 2 ns clock cycle)

16

University of Notre Dame, Department of Computer Science & Engineering