

# CSE 30321 Computer Architecture I


## Lecture 17 - Multi Cycle Control

Michael Niemier  
Department of Computer Science and Engineering

# Execution Sequence Summary

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR = Mem[PC]$ , $PC = PC + 4$			
Instruction decode/register fetch	$A = RF[IR[25:21]]$ , $B = RF[IR[20:16]]$ , $ALUOut = PC + (\text{sign-extend}(IR[1:-0]) \ll 2)$			
Execution, address computation, branch/ jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend}(IR[15:0])$	if $(A=B)$ then $PC = ALUOut$	$PC = PC[31:28]   (IR[25:0] \ll 2)$
Memory access or R-type completion	$RF[IR[15:11]] = ALUOut$	Load: $MDR = Mem[ALUOut]$ or Store: $Mem[ALUOut] = B$		
Memory read completion		Load: $RF[IR[20:16]] = MDR$		


# A Multiple Cycle Datapath




- ❑ Where do we need to insert mux's?
- ❑ Any other functional units?

# Multiple Cycle Design

- ❑ Break up the instructions into steps, each step takes a cycle
  - balance the amount of work to be done
  - restrict each cycle to use only one major functional unit
- ❑ At the end of a cycle
  - store values for use in later cycles (easiest thing to do)
  - introduce additional "internal" registers



## Control Signals



- **PC:** PCWrite, PCWriteCond, PCSource
- **Memory:** lorD, MemRead, MemWrite
- **Instruction Register:** IRWrite
- **Register File:** RegWrite, MemtoReg, RegDst
- **ALU:** ALUSrcA, ALUSrcB, ALUOp,

5-5


## Implementing the Control



- Value of control signals is dependent upon:
  - what instruction is being executed
  - which step is being performed
- How to represent all the information?
  - finite state diagram
  - microprogramming
- Realization of a control unit is independent of the representation used
  - Control outputs: random logic, ROM, PLA
  - Next-state function: same as above or an explicit sequencer

5-6

## Finite State Diagram



5-7

## Microprogramming as an Alternative




- Control unit can easily reach thousands of states with hundreds of different sequences.
  - A large set of instructions and/or instruction classes (x86)
  - Different implementations with different cycles per instruction
- Flexibility may be needed in the early design phase
- How about borrowing the ideas from what we just learned?
  - Treat the set of control signals to be asserted in a state as an *instruction* to be executed (referred to as **microinstructions**)
  - Treat state transitions as an instruction sequence
  - Define formats (mnemonics)
  - Specify control signals symbolically using microinstructions

5-8

## Microprogramming as an Alternative (cont'd)

- Each state => one microinstruction
- State transitions => microinstruction sequencing
- Setting up control signals => executing microinstructions
- To specify control, we just need to write microprograms (or microcode)



5-9

## Microinstruction Format (1)

- Group the control signals according to how they are used
- For the 5-cycle MIPS organization:
  - **Memory:** lOrD, MemRead, MemWrite
  - **Instruction Register:** IRWrite
  - **PC:** PCWrite, PCWriteCond, PCSource
  - **Register File:** RegWrite, MemtoReg, RegDst
  - **ALU:** ALUSrcA, ALUSrcB, ALUOp
- Group them as follows:
  - Memory (for both **Memory** and **Instruction Register**)
  - PC write control (for **PC**)
  - Register control (for **Register File**)
  - ALU control
  - SRC1
  - SRC2
  - Sequencing

5-10

## Microinstruction Format (2)

Field name	Value	Signals active	Comment
ALU control	Add	ALUOp = 00	Cause the ALU to add.
	Sub	ALUOp = 01	Cause the ALU to subtract; this implements the compare for branches.
	Func code	ALUOp = 10	Use the instruction's func to determine ALU control.
SRC1	PC	ALUSrcA = 0	Use the PC as the first ALU input.
	A	ALUSrcA = 1	Register A is the first ALU input.
SRC2	B	ALUSrcB = 00	Register B is the second ALU input.
	4	ALUSrc = 01	Use 4 as the second ALU input.
	Extend	ALUSrcB = 10	Use output of the sign ext unit as the 2nd ALU input.
	Extshft	ALUSrcB = 11	Use output of shift-by-two unit as the 2nd ALU input.
Register control	Read		Read two registers using the rs and rt fields of the IR and putting the data into registers A and B.
	Write ALU	RegWrite, RegDst = 1, MemtoReg=0	Write a register using the rd field of the IR as the register number and the contents of the ALUOut as the data.
	Write MDR	RegWrite, RegDst = 0, MemtoReg=1	Write a register using the rt field of the IR as the register number and the contents of the MDR as the data.

5-11

## Microinstruction Format (3)


Field name	Value	Signals active	Comment
Memory	Read PC	MemRead, lOrD = 0	Read memory using the PC as address; write result into IR (and the MDR).
	Read ALU	MemRead, lOrD = 1	Read memory using the ALUOut as address; write result into MDR.
	Write ALU	MemWrite, lOrD = 1	Write memory using the ALUOut as address, contents of B as the data.
PC write control	ALU	PCSource 00, PCWrite	Write the output of the ALU into the PC.
	ALUOut-cond	PCSource=01, PCWriteCond	If the Zero output of the ALU is active, write the PC with the contents of the register ALUOut.
Sequencing	jump address	PCSource=10, PCWrite	Write the PC with the jump address from the instruction.
	Seq	AddrCtl = 11	Choose the next microinstruction sequentially.
Sequencing	Fetch	AddrCtl = 00	Go to the first microinstruction to a new instruction.
	Dispatch 1	AddrCtl = 01	Dispatch using the ROM 1.
	Dispatch 2	AddrCtl = 10	Dispatch using the ROM 2.

5-12

## Sample Microinstruction (1)



□ IFetch:  $IR = Mem[PC]$ ,  $PC = PC+4$




5-13

## Sample Microinstruction (2)



□ Decode:  $A = RF[IR[25:21]]$ ,  $B = RF[IR[20:16]]$ ,  
 $ALUOut = PC + Sign\_Ext(IR[15:0] \ll 2)$ ;




5-14

## Sample Microinstruction (3)



□ BEQ1: -> Ifetch,  
 if (A=B) then  $PC = ALUOut$




5-15

## Exercise: Compute Memory Address



□ Mem1: -> MRead/RegWrite,  
 $ALUOut = A + Sign\_Ext(IR[15:0])$ ;



5-16

## Put It All Together



Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	4		Read PC	ALU	Seq
	Add	PC	Extshft	Read			Dispatch 1
Mem1	Add	A	Extend				Dispatch 2
LW2					Read ALU		Seq
				Write MDR			Fetch
SW2					Write ALU		Fetch
Rformat1	Func code	A	B				Seq
				Write ALU			Fetch
BEQ1	Sub	A	B			ALUOut-cond	Fetch
JUMP1						Jump address	Fetch

- What would a microassembler do?

5-17

## Memory-Based Implementation




- Important factors to consider when using a memory:
  - How many address lines?
  - How many output bits?
  - So the ROM size is
- How many entries (or addresses) contain distinct values?
  - many outputs are the same or don't care so can be rather wasteful

5-19

## Control Implementations



- The big picture:



- How to implement the control logic?
  - Random logic, memory-based, mux-based, ...

5-18

## Alternatives for Control Implementation




- Use hardwired random logic
  - Efficient especially if you have a good CAD tool (not Xilins, ok)
  - Not as flexible as memory-based
- Can we do better?
  - Use an explicit sequencer so avoid storing unused entries

5-20

## Explicit Sequencer




- How many input lines?
  -
- How many output lines?
  - No. of control outs + No. of AddrCtrl



5-21

## Address Select Logic



5-22


## Address Control Action



State No.	Address-control action	Value of AddrCtl
0	Use incremented state	3
1	Use dispatch ROM 1	1
2	Use dispatch ROM 2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	Replace state number by 0	0
8	Replace state number by 0	0
9	Replace state number by 0	0

5-23

## The Complete Design



5-24

## Microcode: Trade-offs



- Distinction between specification and implementation is sometimes blurred
- Specification Advantages:
  - Easy to design and write
  - Design architecture and microcode in parallel
- Implementation (off-chip ROM) Advantages
  - Easy to change since values are in memory
  - Can emulate other architectures
  - Can make use of internal registers
- Implementation disadvantages, SLOWER now that:
  - Control is implemented on same chip as processor
  - ROM is no longer faster than RAM
  - No need to go back and make changes

5-25

## Exceptions



- Exceptions: unexpected events from within the processor
  - arithmetic overflow
  - undefined instruction
  - switching from user program to OS
- Interrupts: unexpected events from outside of the processor
  - I/O request
- Consequence: alter the normal flow of instruction execution
- Key issues:
  - detection
  - action
    - save the address of the offending instruction in the EPC
    - transfer control to OS at some specified address
- Exception type indication:
  - status register
  - interrupt vector

5-26


## Exception Handling



- Types of exceptions considered:
  - undefined instruction
  - arithmetic overflow
- MIPS implementation:
  - EPC: 32-bit register, EPCWrite
  - Cause register: 32-bit register, CauseWrite
    - undefined instruction: Cause register = 0
    - arithmetic overflow: Cause register = 1
  - IntCause: 1 bit control
  - Exception Address: C0000000 (hex)
- Detection:
  - undefined instruction: op value with no next state
  - arithmetic overflow: overflow from ALU
- Action:
  - set EPC and Cause register
  - set PC to Exception Address

5-27

## Datapath with Exception Handling



5-28

# FSM with Exception Handling

