Lecture 19 Introduction to Pipelining

University of Notre Dame, Department of Computer Science & Engineering



Example: We have to build x cars... ...Each car takes 6 steps to build...

Build the frame (~1 hour)



Put on axles, wheels

(~1 hour)

Build the body (~1.25 hours)

Paint

(~1.5 hours)

Install interior (~1.25 hours)



Roll out (~1 hours)



University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 19 - Pipelining (Part 1)

6 PM 9 7 8 Time Т 40 40 40 20 40 30 ۵ S k B 0 r C d e $\overline{\mathbf{D}}$ r

- Pipelining Lessons (laundry example)
 - <u>Multiple</u> tasks operating simultaneously
 - Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
 - Pipeline rate limited by <u>slowest</u> pipeline stage
 - Potential speedup = <u>Number pipe stages</u>
 - Unbalanced lengths of pipe stages reduces speedup
 - Also, need time to "<u>fill</u>" and "<u>drain</u>" the pipeline.

CSE 30321 - Lecture 19 - Pipelining (Part 1)

Pipelining: Some terms

• If you're doing laundry or implementing a μ P, each stage where something is done called a pipe stage

- In laundry example, washer, dryer, and folding table are pipe stages; clothes enter at one end, exit other
- In a $\mu P,$ instructions enter at one end and have been executed when they leave
- <u>Throughput</u> is how often stuff comes out of a pipeline

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 19 - Pipelining (Part 1)

More technical detail

- If times for all S stages are equal to T:
 - Time for one initiation to complete still ST
 - Time between 2 initiates = T not ST
 - Initiations per second = 1/T
- Pipelining: Overlap multiple executions of same sequence
 - Improves THROUGHPUT, not the time to perform a single operation

On the board...

• The "math" behind pipelining...

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 19 - Pipelining (Part 1)

More technical detail

- Book's approach to draw pipeline timing diagrams...
 - Time runs left-to-right, in units of stage time
 - Each "row" below corresponds to distinct initiation
 - Boundary b/t 2 column entries: pipeline register
 (i.e. hamper)
 - Look at columns to see what stage is doing what

0	1	2	3	4	5	6
Wash 1	Dry 1	Fold 1	Pack 1			
	Wash 2	Dry 2	Fold 2	Pack 2		
		Wash 3	Dry 3	Fold 3	Pack 3	
			Wash 4	Dry 4	Fold 4	Pack 4
				Wash 5	Dry 5	Fold 5
					Wash 6	Dry 6

Time for N initiations to complete: NT + (S-1)T Throughput: Time per initiation = T + (S-1)T/N \rightarrow T!



CSE 30321 - Lecture 19 - Pipelining (Part 1)

CSE 30321 - Lecture 19 - Pipelining (Part 1) Another way to look at it...





CSE 30321 - Lecture 19 - Pipelining (Part 1)

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 19 - Pipelining (Part 1)

So, what about the details?

- In each cycle, new instruction fetched and begins 5 cycle execution
- In perfect world (pipeline) performance improved 5 times over!
- Now, let's talk about overhead...
 - (i.e. what else do we have to worry about?)
 - Must know what's going on in every cycle of machine
 - What if 2 instructions need same resource at same time?
 - (LOTS more on this later)
 - Separate instruction/data memories, multiple register ports, etc. help avoid this



- Following charts describe 3 scenarios:
 - Processing of load word (lw) instruction
 - \cdot Bug included in design (make SURE you understand the bug)
 - Processing of lw
 - Bug corrected (make SURE you understand the fix)
 - Processing of lw followed in pipeline by sub
 - (Sets the stage for discussion of HAZARDS and interinstruction dependencies)





University of Notre Dame, Department of Computer Science & Engineering











University of Notre Dame, Department of Computer Science & Engineering

What about control signals?

31

CSE 30321 - Lecture 19 - Pipelining (Part 1)

Questions about control signals

- Following discussion relevant to a single instruction
- Q: Are all control signals active at the same time?

• A: ?

• Q: Can we generate all these signals at the same time?

• A: ?

University of Notre Dame, Department of Computer Science & Engineering

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 19 - Pipelining (Part 1)

Passing control w/pipe registers

- Analogy: send instruction with car on assembly line
 - "Install Corinthian leather interior on car 6 @ stage 3" strip off signals for execution phase







