

Question B:

The physical address generated above is then sent to a direct mapped, L1 cache. The L1 cache has the following characteristics:

- The cache has 4096 blocks.
- There are 256, 32-bit words in each block. Addresses are to the word.
- The cache can hold 4 MB (i.e. 4,194,304 bytes) of data.

Using the physical address found in Part A, fill in the following table:

Index	0AA
Offset	AA
Tag	FFFF EEEE 000

Physical address: FFFF EEEE 0000 AAAA

4096 Blocks $\rightarrow 2^{12} \rightarrow 12$ bits of index $\rightarrow 0AA$

256 words/block $\rightarrow 2^8$ words/block $\rightarrow 8$ bits of offset $\rightarrow AA$

Therefore there are $64 - 12 - 8 = 44$ bits of tag $\rightarrow FFFF EEEE 000$

Question C:

Assume that you have a sequence of 3 virtual addresses that you need to convert to physical addresses. The first virtual address takes 3 nanoseconds to translate to a physical address. The second virtual address takes 300,000 nanoseconds to translate to a physical address. The third virtual address takes 100 nanoseconds to translate to a physical address. For each virtual address, *briefly* comment on the critical path of translation.

3 ns	TLB hit + cache hit
300000 ns	TLB miss + page fault
100 ns	(1) TLB Miss + Page Table Hit OR (2) TLB Hit + Cache Miss