Lecture 28

Parallel Processing

University of Notre Dame

Lecture 28 - Parallel Processing

General context: Multiprocessors

 Multiprocessor is any computer with several processors





University of Notre Dame

Lecture 28 - Parallel Processing

4

Multiprocessing

- Flynn's Taxonomy of Parallel Machines
 - How many Instruction streams?
 - How many Data streams?
- SISD: Single I Stream, Single D Stream
 - A uniprocessor
- SIMD: Single I, Multiple D Streams
 - Each "processor" works on its own data
 - But all execute the same instrs in lockstep
 - Where is SIMD common?

Flynn's Taxonomy

- MISD: Multiple I, Single D Stream
 - Not used much
- MIMD: Multiple I, Multiple D Streams
 - Each processor executes its own instructions and operates on its own data
 - This is your typical off-the-shelf multiprocessor (made using a bunch of "normal" processors)
 - Not superscalar
 - Each node is superscalar
 - Lessons will apply to multi-core too!

•
Page fault
waits
start?

What's superscalar?

In Pictures:



Multiprocessors

- Why did we need multiprocessors?
 - Uniprocessor speed improved fast
 - But there are things that needed even more speed
 - Wait for a few years for Moore's law to catch up?
 - Or use multiple processors and do it sooner?
 - (Is Moore's Law still catching up? M/C?)

• Multiprocessor software problem

- Most code is sequential (for uniprocessors)
 - MUCH easier to write and debug
- Correct parallel code very, very difficult to write
 - Efficient and correct is much more difficult
 - · Debugging even more difficult

Let's look at a few MIMD example configurations ...

University of Notre Dame

Lecture 28 - Parallel Processing

Multiprocessor memory types

Lecture 28 - Parallel Processing

Shared memory:

In this model, there is one (large) common shared memory for all processors

 Distributed memory: In this model, each processor has its own (small) local memory, and its content is not replicated anywhere else

MIMD Multiprocessors



© 2003 Elsevier Science (USA). All rights reserved.

MIMD Multiprocessors



Multiple, distributed memories here.

© 2003 Elsevier Science (USA). All rights reserved.

University of Notre Dame

Lecture 28 – Parallel Processing

Before, we did parallel processing by chaining together separate processors.

Now we can do it on the same chip.

University of Notre Dame

Lecture 28 – Parallel Processing

12

- Multi-core processor is a special kind of a multiprocessor: All processors are on the same chip
- Multi-core processors are MIMD: Different cores execute different threads (Multiple Instructions), operating on different parts of memory (Multiple Data).
- Multi-core is a shared memory multiprocessor: All cores share the same memory

Ok, after all of that, what does parallel processing really do for performance?

Speedup

metric for performance on latency-sensitive applications

- Time(1) / Time(P) for P processors
 - note: must use the best <u>sequential</u> algorithm for Time(1) -- the parallel algorithm may be different.



Parallel Programming

- Parallel software is the problem
- Need to get significant performance improvement
 - Otherwise, just use a faster uniprocessor, since it's easier!
- Difficulties

15

- Partitioning
- Coordination
- Communications overhead

See Examples 1 & 2

University of Notre Dame

Lecture 28 – Parallel Processing

Other Problems: Cache Coherence

Shared memory easy with no caches

- P1 writes, P2 can read
- Only one copy of data exists (in memory)

• Caches store their own copies of the data

- Those copies can easily get inconsistent
- Classical example: adding to a sum
 - P1 loads allSum, adds its mySum, stores new allSum
 - P1's cache now has dirty data, but memory not updated
 - P2 loads allSum from memory, adds its mySum, stores allSum
 - P2's cache also has dirty data
 - Eventually P1 and P2's cached data will go to memory
 - Regardless of write-back order, final value ends up wrong
 - If # of nodes so much as moderate, write-through not practical.

University of Notre Dame

Lecture 28 - Parallel Processing

16

Other Problems: Contention

- Contention for access to shared resources esp. memory banks or remote elements - may dominate overall system scalability
 - The problem:
 - Neither network technology nor chip memory bandwidth has grown at the same rate as the processor execution rate or data access demands
 - With success of Moore's Law:
 - Amt. of data per memory chip is growing such that it takes an increasing # of CCs to touch all bytes per chip at least once
 - Imposes a fundamental bound on system scalability
 - Is a significant contributor to single digit performance efficiencies by many of today's large scale apps.

...is already a major source of performance degradation

- Architecture charged with hiding local latency
 - (that's why we talked about registers, caches, IC, etc.)
- Hiding global latency is task of programmer
 - (I.e. manual resource allocation)
- Today:
 - multiple clock cycles to cross chip
 - access to DRAM in 100s of CCs
 - round trip remote access in 1000s of CCs
- In spite of progress in NW technology, *increases* in clock rate may cause delays to reach 1,000,000s of CCs in worst cases

Other problems...

- Reliability:
 - Improving yield and achieving high "up time"
 - (think about how performance might suffer if one of the 1 million nodes fails every × number of seconds or minutes...)
 - Solve with checkpointing, other techniques
- Programming languages, environments, & methodologies:
 - Need simple semantics and syntax that can also expose computational properties to be exploited by large-scale architectures



Why parallel processing?

- Need more high performance supercomputing capability
 - FLOP History:
 - MegaFLOPS 1970s
 - GigaFLOPS 1980s
 - TeraFLOPS 1990s (1994)
 - PetaFLOPS (2010) (ish)
 - About 3 orders of magnitude every 12 years...
- Next target
 - ExaFLOPS (10¹⁸ FLOPS)
- Ultimate limit?
 - ZettaFLOPS (10²¹ FLOPS)
- Today's lecture: can we get to 10²¹ FLOPS? And Why?

Parallel processing enables solutions to important problems.

- Why zettaFLOPS?
 - More computational capacity needed for science, national defense, society as a whole...
- Good example:
 - Climate modeling...
 - Climate modelers want actually should say *need* 10²¹ FLOPS to do accurate modeling...
 - ...Ideally with a program-based model...



21

Note: this is the BEST case...



Another kind of parallelism

University of Notre Dame

Lecture 28 - Parallel Processing

Simultaneous multithreading (SMT)

University of Notre Dame

Lecture 28 - Parallel Processing

- Permits multiple independent threads to execute SIMULTANEOUSLY on the SAME core
- Weaving together multiple "threads" on the same core
- Example: if one thread is waiting for a floating point operation to complete, another thread can use the integer units

Without SMT, only a single thread can run at any given time



27



- OS and applications perceive each simultaneous thread as a separate "virtual processor"
- The chip has only a single copy of each resource
- Compare to multi-core:
 each core has its own copy of resources

Thread 1 Thread 2

IMPOSSIBLE

Cache and

2

BTB

dulers

eues

me/Alloc

uCode ROM

This scenario is impossible with SMT

on a single core (assuming a single

integer unit)

Trace Cache

Combining Multi-core and SMT

- Cores can be SMT-enabled (or not)
- The different combinations:
 - Single-core, non-SMT: standard uniprocessor
 - Single-core, with SMT
 - Multi-core, non-SMT
 - Multi-core, with SMT:
- The number of SMT threads:
 - 2, 4, or sometimes 8 simultaneous threads
- Intel calls them "hyper-threads"

University of Notre Dame

Lecture 28 – Parallel Processing

Comparison: multi-core vs SMT

- Multi-core:
 - Since there are several cores, each is smaller and not as powerful (but also easier to design and manufacture)
 - However, great with thread-level parallelism
- SMT
 - Can have one large and fast superscalar core
 - Great performance on a single thread
 - Mostly still only exploits instruction-level parallelism

Comparison: multi-core vs SMT

Advantages/disadvantages?

University of Notre Dame

Lecture 28 – Parallel Processing

6

The memory hierarchy

- If simultaneous multithreading only:
 - all caches shared
- Multi-core chips:
 - L1 caches private
 - L2 caches private in some architectures and shared in others
- Memory is always shared

Designs with private L2 caches



Lecture 28 - Parallel Processing

Multithreading

- · Performing multiple threads of execution in parallel
 - Replicate registers, PC, etc.
 - Fast switching between threads
- Fine-grain multithreading
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed

· Coarse-grain multithreading

- Only switch on long stall (e.g., L2-cache miss)
- Simplifies hardware, but doesn't hide short stalls (eg, data hazards)