Why I will not be here for a few days

- At the very beginning of this semester (i.e. the first 2-3 weeks or so), I will not be found in office as frequently as I will be for the rest of the semester – as my wife and I are expecting a baby girl on August 29th.
- However, I do intend to keep office hours as discussed in the syllabus a week or so after she arrives.
- I can always communicate via email too at any time but it may take me a few days to respond around August 29th [©].
- In my absence, Peter Kogge, Sharon Hu, or Aaron Dingler will teach class
 - All have taught this class before so you will be in good hands

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

You can learn about good routes to run if you're visiting Chicago...



Lecture 01 Introduction to CSE 30321

University of Notre Dame CSE 30321 - Lecture 01 - Introduction to CSE 30321

3

A motivating example

All of the following are magazines that are regularly delivered to the Niemier household.



You can learn about the best ice cream...

Actually, I learned this summer that this place in Ephraim, WI has the best ice cream... University of Notre Dame

You can read about Pat Robertson and Al Sharpton advocating ways to reduce the effects of global climate change!



University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

And if you're in the market for a wide-body jet, Boeing has just the thing...

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Commission . 11111 A BOEIN

And if you're looking to buy a computer, Intel suggests a dual core Centrino processor...



As you might guess, this brings us closer to CSE 30321

This is essentially a picture of one of Intel's multi-core computer architectures...

We'll learn about how different parts of a processor are organized and work together

Goal #1

At the end of the semester, you should be able to...

...describe the fundamental components required in a single core of a modern microprocessor



CSE 30321 - Lecture 01 - Introduction to CSE 30321

Goal #2

- At the end of the semester, you should be able to...
 - ...compare and contrast different computer architectures to determine which one performs better...

	AMD Athlon [•] 64	Intel® Pentium® Dual-Core processor The Intel® Pentium® dual-core processor delivers great performance, lo everyday computing. • Learn more							
Processor	AMD Apion**					Front			
Model	3200+	Number*	Architecture	Cache	Speed	Side	Dual-core		
OPN Tray	ADA3200AEPSAR				\frown				
OPN PIB	ADA3200BOX	E2220	65 r/m	3MB L2	2.40 GHz	800 9942	1		
Operating Mode 32 Bit	Yes	82200	65 mm	3MB L2	2.20 GPG	800 1912	1		
Operating Mode 64 Bit	Yes	82180	65 nm	1M8 L2	2.00 GHz	800 MHz	1		
Revision	CG.	82160	65 mm	14612	1.80 GHz	800 1442	1		
Core Speed (MHz)	2000	834 48	15.000						
Voltages	1.509	62140	63 nm	148.15	1.00 040	000 9990	1		

If you want to do X, which processor is best?

Let's discuss some course goals (i.e. what you're going to learn)

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Goal #2 Motivation: which plane is best?

Plane	People	Range (miles)	Speed (mph)	Avg. Cost (millions)
737-800	162	3,060	530	63.5
747-8I	467	8000	633	257.5
777-300	368	5995	622	222
787-8	230	8000	630	153



Which is best?

11



- Depth of each object in 3D scene used to paint 2D image
- Algorithm steps through list of polygons
 - # of polygons tends to be >> (for more detailed scene)
 - # of pixels/polygon tends to be small

Image source: www.cs.unc.edu/~pmerrell/comp575/7-Buffering.pdf

How does this happen?

numbers[j] = index;

University of Notre Dame

Both programs could be run on the same processor...

list[location] = temp;

University of Notre Dame

itialize

Goal #5 Motivation (part 3)

Goal #5 Motivation (part 2)

Given: A list of polygons (P1.P2,....Pn)



A simple three-dimensional scene



note : z-depth and z-buffer(x,y) is positive z-buffer(x,y)=max depth; and COLOR(x,y)=background color.
Begin:
<pre>for(each polygon P in the polygon list) do{ for(each pixe)(x,y) that intersects P) do{ Calculate z-dopth of P at (x,y) If (z-depth < z-buffer(x,y)=z-depth;</pre>

Often a dynamic data structure

(e.g. linked list)

Output: A COLOR array, which display the intensity of the visible polygon surfaces.



Z-buffer representation

Image source: http://en.wikipedia.org/wiki/Z-buffering

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Goal #5

- At the end of the semester, you should be able to...
 - ...use knowledge about a microprocessors underlying hardware (or "architecture") to write more efficient software...

Example



University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Let's digress...

- Transition discussion before last goal
 - Some more interested in HW
 - Some more interested in SW
- But...changes in technology are having a profound impact on conventional/established computer architectures
 - We're presently at the very beginning of this storm...
- We'll need significant engagement from programmers to continue the processor performance scaling trends of the last 40 years...

- ... this will impact your career...

University of Notre Dame

22

24

A little history... programs

Stored program model has been around for a long time...



21

University of Notre Dame

Switch-level representation





Cross-sectional view

Using above diagrams as context, note that if we (i) apply a suitable voltage to the gate & (ii) then apply a suitable voltage between source and drain, current will flow.

Moore's Law

"Cramming more components onto integrated circuits." •

- G.E. Moore, Electronics 1965

- Observation: DRAM transistor density doubles annually
 - · Became known as "Moore's Law"
 - Actually, a bit off:
 - Density doubles every 18 months (now more like 24)
 - (in 1965 they only had 4 data points!)
- Corollaries:
 - Cost per transistor halves annually (18 months)
 - Power per transistor decreases with scaling
 - Speed increases with scaling
 - Of course, it depends on how small you try to make things
 - » (I.e. no exponential lasts forever)

Remember these!



A bit on device performance...

- One way to think about switching time:
 - Charge is carried by electrons
 - Time for charge to cross channel = length/speed
 - = L²/(mV_{ds})
- What about power (i.e. heat)?

Thus, to make a device faster, we want to either increase V_{ds} or decrease feature sizes (i.e. L)

- <u>Dynamic</u> power is: $P_{dyn} = C_L V_{dd}^2 f_{0-1}$

• $C_L = (e_{ox}WL)/d$

29

31

 e_{ox} = dielectric, WL = parallel plate area, d = distance between oate and substrate

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

A funny thing happened on the way to 45 nm



2005 projection was for 5.2 GHz - and we didn't make it in production. Further, we're still stuck at 3+ GHz in production.

Moore's Law

- Moore's Curve is a self-fulfilling prophecy
 - 2X every 2 years means ~3% per month
 - I.e. ((1 X 1.03) * 1.03)*1.03... 24 times = ~2
 - Can use 3% per month to judge performance features
 - If feature adds 9 months to schedule...it should add at least 30% to performance
 - (1.03⁹ = 1.30 ⇔ 30%)

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Summary of relationships

- (+) If V increases, speed (performance) increases
- (-) If V increases, power (heat) increases
- (+) If L decreases, speed (performance) increases
- (?) If L decreases, power (heat) does what?
 - P could improve because of lower C
 - P could increase because >> # of devices switch
 - P could increase because >> # of devices switch faster!

Need to carefully consider tradeoffs between speed and heat

A funny thing happened on the way to 45 nm

•Power decreases with scaling...

State Powe (Instage)

2000

CSE 30321 - Lecture 01 - Introduction to CSE 30321

- A funny thing happened on the way to 45 nm
 - •Speed increases with scaling...
 - •Power decreases with scaling...

Why the clock flattening? POWER!!!!



University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

A funny thing happened on the way to 45 nm

2005

University of Notre Dame

CSE 30321 - Lecture 01 - Introduction to CSE 30321

2010

2015

2020

What about scaling...

0.0001

0.0000001

1990



Materials innovations were - and still are - needed

Oh ... transistors used for memory too



Saw earlier, that transistors used for *on chip* memory too... Problem: Program, data = bigger + power problem isn't going away...



- Why? Put faster memory closer to processing logic...
 - SRAM (logic): density +25%, speed +20%
 - DRAM (memory): density +60%, speed +4%
 - Disk (magnetic): density +25%, speed +4%



3

DRAM vs. SRAM



University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 01 - Introduction to CSE 30321

This idea has been extended...

Quad core chips...





Practical problems must be addressed!

Advances in parallel programming are necessary! (We'll get into later in the semester)



(Short term?) Solution

High art meets high-tech.

with Mee converse, uniquely controlling excluding products, portraining and architecture. With Intel® Centrolling* processes technology incide, a noto-book becomes many other things as well — portable atude, canese, lengingtion tool. Top 5 Must-Haves

POWERFUL PROCESSOR

A performance performance. Wy generative performance and sampled on the processarian in my lobby, as they continuedual manipulate volume. Sampli Linda Thankala, the dual-case performance of Intel Centrino processor technolog can handle intensive tasks with flying colors.

Art let 30 treases per second. Data transferring up to 20% tester allows Cincolor to stare footage from 24 idea corrects with fightning spe mode-Serzed WIRELESS Allower Connected, With up to twice the range and fix the speed when

ar shop for art books anywhere, anytime.]ENHANCED VIDEO With different (

Use' clarity, trainin to attanting mattimedia performance, for a super-enthigh-def-idea.angerience.

The power of art. Lincoln's infinitely recording

to an option. Thanks to be a posterior by no compose — so watery power is it an option. Thanks to be a constant water and a power-saving features, he consumes array by using it only when he needs it.



Processor complexity is good enough

- Transistor sizes can still scale
- Slow processors down to manage power
- Get performance from...

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Parallelism

Top 5 Must-Haves

POWERFUL PROCESSOR

A portrait of pertensions. "My generative portraits are demanding on the processing in my taptop, as they continuously maniputate vides," says Lincole. Therafully, the dual-case performance of Intel Centrino processor technology can handle intensive tasks with flying colors.

(i.e. 1 processor, 1 ns clock cycle vs. 2 processors, 2 ns clock cycle)

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Multi-core only as good as algorithms that use it

• Defined by Amdahl's Law:

Speedup = $\frac{1}{\left[1 - \text{Fraction}_{\text{parallelizable}}\right] + \frac{\text{Fraction}_{\text{parallelizable}}}{N}$

• An example:

Software Defined Radio – A High Performance Embedded Challenge

Hyunseok Lee, Yuan Lin, Yoav Harel, Mark Woh, Scott Mahlke, Trevor $\rm Mudge^1,$ and Krisztian Flautner^2

 ${\bf Table \ 3.}$ Peak workload profile of the W-CDMA physical layer and its variation according to the operation state

Active Control Hold

Idle

	(MOPS)	%	(MOPS)	%	(MOPS)	%
Searcher	26538.0	42.1	26358.0	58.4	3317.3	37.7
Interleaver	2.2	0.0	2.2	0.0	-	
Deinterleaver	0.2	0.0	0.2	0.0	-	
Conv. encoder	0.0	0.0	0.0	0.0	-	
Viterbi Decoder	200.0	0.3	200.0	0.4	-	
Turbo encoder	0.0	0.0	0.0	0.0	-	
Turbo decoder	17500.0	27.8	0.0	0.0	-	
Scrambler	245.3	0.4	245.3	0.5	-	
Descrambler	2621.4	4.2	2621.4	5.8	889.2	10.
Spreader	297.5	0.5	297.5	0.7	-	0.0
Despreader	3642.5	5.8	3642.5	8.0	607.1	6.9
LPF-Rx	3993.6	6.3	3993.6	8.8	3993.6	45.3
LPF-Tx	7897.2	12.6	7897.2	17.4	-	
Power control	0.0	0.0	0.0	0.0	-	
Total	62937.0	-	45272.9	-	8807.2	

University of Notre Dame, Department of Computer Science & Engineering

37

Multi-core only as good as algorithms

that use it

Speedup vs. (# of Cores, % Parallel)

100

98

96

94

92

90

88

2468

12 16

Goal #6

- At the end of the semester, you should be able to...
 - ...explain and articulate why modern microprocessors now have more than 1 core and how SW must adapt to accommodate the now prevalent multi-core approach to computing
- Why?

30

64

- For 8, 16 core chips to be practical, we have to be able to use them
 - Students in this class should go on to play a role in making such chips useful...



The right HW for the right application

University of Notre Dame

Writing more efficient code



32 Number of Cores

University of Notre Dame, Department of Computer Science & Engineering

CSE 30321 - Lecture 01 - Introduction to CSE 30321

Course goal summary

- 1. Describe the fundamental components required in a single core of a modern microprocessor as well as how they interact with each other, with main memory, and with external storage media.
- 2. Suggest, compare, and contrast potential architectural enhancements by applying appropriate performance metrics.
- 3. Apply fundamental knowledge about a processor's datapath, different memory hierarchies, performance metrics, etc. to design a microprocessor such that it (a) meets a target set of performance goals and (b) is realistically implementable.
- Explain how code written in (different) high-level languages (like C, Java, C++, Fortran, etc.) can be executed on different microprocessors (i.e. Intel, AMD, etc.) to produce the result intended by the programmer.
- 5. Use knowledge about a microprocessor's underlying hardware (or "architecture") to write more efficient software.
- 6. Explain and articulate why modern microprocessors now have more than one core and how software must adapt to accommodate the now prevalent multi-core approach to computing.

University of Notre Dame

HLL code translation

000001

001110

Now, let's look at the syllabus

University of Notre Dame