



Lecture 02-03 Stored Programs

Some slides/images from Vahid text – hence this notice:

Copyright © 2007 Frank Vahid


Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as unannotated pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may not be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.wiley.com> for information.

Board Discussion #1: Introduction to Stored Programs



Stored Program (summary)

A hypothetical translation:



Can define codes for **MULT** and **ADD**
Assume **MULT** = 110011 & **ADD** = 001110

stored program becomes

PC	110011	000001	000010	000011
PC+1	001110	000010	000001	000100


Things have not changed much...

- Stored program model has been around for a long time...

First Draft of a Report
on the EDVAC
by
John von Neumann



Contract No. W-670-ORD-4926
Between the
United States Army Ordnance Department
and the
University of Pennsylvania

Moore School of Electrical Engineering
University of Pennsylvania
June 30, 1945




Basic Datapath Operations

- **Load operation:** Load data from data memory to RF
- **ALU operation:** Transforms data by passing one or two RF register values through ALU, performing operation (ADD, SUB, AND, OR, etc.), and writing back into RF.
- **Store operation:** Stores RF register value back into data memory
- **Each operation can be done in one clock cycle**




A simple “Von Neumann” architecture

- Processing generally consists of:
 - Loading some data
 - Transforming that data
 - Storing that data
- **Basic datapath:** Useful circuit in a programmable processor
 - Can read/write data memory, where main data exists
 - Has register file to hold data locally
 - Has ALU to transform local data



Basic Architecture – Control Unit

- $D[9] = D[0] + D[1]$ – requires a sequence of four datapath operations:
 - 0: $RF[0] = D[0]$
 - 1: $RF[1] = D[1]$
 - 2: $RF[2] = RF[0] + RF[1]$
 - 3: $D[9] = RF[2]$
- Each operation is an *instruction*
 - Sequence of instructions – *program*
 - Looks cumbersome, but that's the world of programmable processors – Decomposing desired computations into processor-supported operations
 - Store program in *Instruction memory*
 - *Control unit* reads each instruction and executes it on the datapath
 - PC: Program counter – address of current instruction
 - IR: Instruction register




Digression:
HW vs. SW based approaches

Foreshadowing:
What if we want ALU to add, subtract?
How do we tell it what to do?

Basic Architecture – Control Unit


- To carry out *each instruction*, the control unit must:
 - Fetch – Read instruction from inst. mem.
 - Decode – Determine the operation and operands of the instruction
 - Execute – Carry out the instruction's operation using the datapath



3-Instruction Programmable Processor


- Instruction Set – List of allowable instructions and their representation in memory, e.g.,

What does this tell you about data memory?



What does this tell us about the register file?


“Instruction” is an idea that helps abstract 1s, 0s, but still provides info. about HW



Instructions in 0s and 1s – machine code

Basic Architecture – Control Unit

- To carry out *each instruction*, the control unit must:
 - Fetch – Read instruction from inst. mem.
 - Decode – Determine the operation and operands of the instruction
 - Execute – Carry out the instruction's operation using the datapath



Assembly Code

- Machine code (0s and 1s) hard to work with
- Assembly code – Uses mnemonics
 - Load instruction – MOV Ra, d
 - specifies the operation $RF[a]=D[d]$. a must be 0,1, ..., or 15—so R0 means $RF[0]$, R1 means $RF[1]$, etc. d must be 0, 1, ..., 255
 - Store instruction – MOV d, Ra
 - specifies the operation $D[d]=RF[a]$
 - Add instruction – ADD Ra, Rb, Rc
 - specifies the operation $RF[a]=RF[b]+RF[c]$

Desired program

0: $RF[0]=D[0]$
 1: $RF[1]=D[1]$
 2: $RF[2]=RF[0]+RF[1]$
 3: $D[9]=RF[2]$

0: 0000 0000 00000000
 1: 0000 0001 00000001
 2: 0010 0010 0000 0001
 3: 0001 0010 00001001

0: MOV R0, 0
 1: MOV R1, 1
 2: ADD R2, R0, R1
 3: MOV 9, R2

machine code


assembly code



A control unit for the 3-Instruction Processor

13


- To design the processor, we can begin with a high-level state machine description of the processor's behavior



15

Control unit and datapath for 3- instruction processor


- Convert high-level state machine description of entire processor to FSM description of controller that uses datapath and other components to achieve same behavior



14

Control unit and datapath for 3- instruction processor


- Create detailed connections among components



16

Control unit and datapath for 3- instruction processor

- Convert high-level state machine description of entire processor to FSM description of controller that uses datapath and other components to achieve same behavior



Be sure you understand the timing!

- Will the correct instruction be fetched if PC is incremented during the fetch cycle?
- While executing “MOV R1, 3”, what is the content of PC and IR at the end of the 1st cycle, 2nd cycle, 3rd cycle, etc.? (assume we’re at start of program)
- What if it takes more than 1 cycle for memory read?

A 6-Instruction programmable processor

- Let's add three more instructions:
 - Load-constant instruction**—0011 r₃r₂r₁r₀ c₇c₆c₅c₄c₃c₂c₁c₀
 - MOV Ra, #c—specifies the operation $RF[a]=c$
 - Subtract instruction**—0100 ra₃ra₂ra₁ra₀ rb₃rb₂rb₁rb₀ rc₃rc₂rc₁rc₀
 - SUB Ra, Rb, Rc—specifies the operation $RF[a]=RF[b] - RF[c]$
 - Jump-if-zero instruction**—0101 ra₃ra₂ra₁ra₀ o₇o₆o₅o₄o₃o₂o₁o₀
 - JMPZ Ra, offset—specifies the operation $PC = PC + offset$ if $RF[a]$ is 0

TABLE 8.1 Six-instruction instruction set.

Instruction	Meaning
MOV Ra, d	$RF[a] = D[d]$
MOV d, Ra	$D[d] = RF[a]$
ADD Ra, Rb, Rc	$RF[a] = RF[b] + RF[c]$
MOV Ra, #C	$RF[a] = C$
SUB Ra, Rb, Rc	$RF[a] = RF[b] - RF[c]$
JMPZ Ra, offset	$PC = PC + offset$ if $RF[a] = 0$

TABLE 8.2 Instruction opcodes.

Instruction	Opcodes
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101


Adding instructions enables more sophisticated operations

Be sure you understand the timing!

Q1: $D[8] = D[8] + RF[1] + RF[4]$

```

...
I[15]: Add R2, R1, R4           RF[1] = 4
I[16]: MOV R3, 8                RF[4] = 5
I[17]: Add R2, R2, R3           D[8] = 7
...
    
```



Example Program

Compare the contents of D[4] and D[5].
If equal, D[3] = 1, otherwise set D[3] = 0.

```

MOV R0, #1           // RF[0] = 1
MOV R1, 4            // RF[1] = D[4]
MOV R2, 5            // RF[2] = D[5]
SUB R3, R1, R2       // RF[3] = RF[1]-RF[2]
JMPZ R3, B1          // if RF[3] = 0, jump to B1
SUB R0, R0, R0       // RF[0] = 0
B1: MOV 3, R0         // D[3] = RF[0]
    
```

TABLE 8.2 Instruction opcodes.

Instruction	Opcodes
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101

Program for the 6-Instruction Processor


- Example program – Count number of non-zero words in D[4] and D[5]
 - Result will be either 0, 1, or 2
 - Put result in D[9]

TABLE 8.2 Instruction opcodes.

Instruction	Opcode
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101



Extending the control unit and datapath




s1 s0	ALU operation
0 0	pass A through
0 1	A+B
1 0	A-B



Modifications to 3-instruction processor

- *Load-constant* instruction
 $0011 r_3 r_2 r_1 r_0 c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0$
- *Subtract* instruction
 $0100 r a_3 r a_2 r a_1 r a_0$
 $r b_3 r b_2 r b_1 r b_0 r c_3 r c_2 r c_1 r c_0$
- *Jump-if-zero* instruction
 $0101 r a_3 r a_2 r a_1 r a_0$
 $0_7 0_6 0_5 0_4 0_3 0_2 0_1 0_0$



Adding instructions can also mean adding hardware

Controller FSM for 6-instruction processor




TABLE 8.2 Instruction opcodes.

Instruction	Opcode
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101

ARMs

Board Discussion #5: Wrap up, final examples

