## Recap and Readings

## - Context

- Lecture 01:
- Introduction to the course
- Lectures 02-03:
- Fundamental principals that we will discuss and apply in class using very simplified case study
- Lecture 04:
- How to quantify impact of design decisions
- Lecture 05: (MIPS ISA)
- Apply / revisit ideas introduced in Lectures 02, 03, but use context of modern ISA
- Use benchmark techniques from Lecture 04 with this material and throughout the rest of the course
- Readings
- H\&P: Chapters 2.1-2.3, 2.5-2.7




## A quick look: more complex ISAs

## $\square$ 6-instruction processor:

Add instruction: 0010 ra $_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0} \mathrm{rc}_{3} \mathrm{rc}_{2} \mathrm{rc}_{1} \mathrm{rc}_{0}$
Add Ra, Rb, Rc-specifies the operation $R F[a]=R F[b]+R F[c]$

- MIPS processor:

Assembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:


## A quick look: more complex ISAs

## $\square$ 6-instruction processor:

Sub instruction: 0111 ra $_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0} \mathrm{rc}_{3} \mathrm{rc}_{2} \mathrm{rc}_{1} \mathrm{rc}_{0}$ SUB Ra, Rb, Rc-specifies the operation $R F[a]=R F[b]-R F[c]$
$\square$ A MIPS subtract
Assembly: sub \$9, \$7, \$8 \# sub rd, rs, rt: RF[rd] = RF[rs]-RF[rt]


Machine:


## Note:

- In class, we will work with somewhat simplified version of MIPS ISA
- Reduced instruction set makes HWs, etc. much more manageable
- However, not dissimilar to early ARMs
- Taking less sophisticated processing power to places where there was none is significant

We'll discuss MIPS more in a bit... ...but 1st, a few slides on ISAs in general.

## Instructions Sets

- "Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine"
- IBM introducing 360 (1964)
- an instruction set specifies a processor's functionality
- what operations it supports
- what storage mechanisms it has \& how they are accessed
- how the programmer/compiler communicates programs to processor

> ISA = "interface" between HLL and HW

ISAs may have different sytnax (6-instruction vs. MIPS), but can
still support the same general types of operations (i.e. Reg-Reg)

University of Notre Dame

## What makes a good instruction set

- implementability
- supports a (performance/cost) range of implementations
- implies support for high performance implementations

| programmability | A bit more on this one... |
| :--- | :---: |
| - easy to express programs (for human and/or compiler) |  |

backward/forward compatibility

- implementability \& programmability across generations
- e.g., x86 generations: 8086, 286, 386, 486, Pentium, Pentium II, Pentium III, Pentium 4...
- think about these issues as we discuss aspects of ISAs


## Example: Range of Cost Implementations



Simplified (16-bit) ARMs available too

[^0]
 performance systems.
 ${ }^{\text {Thumb. }}$


| University of Notre Dame |  |
| :---: | :---: |
| - CSE 30321-Lectures 05-06- | Introduction to the MIPS ISA |
| The Quadra $-b \pm$ | ic Forumla $\longdiv { b ^ { 2 } - 4 a c }$ |
|  | $2 a$ |
| Approach 1: | Approach 2: |
| QUAD_Plus X1, a, b, c | Mult R1, b, b |
| QUAD_Minus X2, a, b, c | Mult R2, a, c |
|  | Multi R2, R2, 4 |
| or | Sub R3 R1, R2 |
|  | Sqrt R3, R3 |
| QUAD X1, X2, a, b, c | Mult, R4, a, 2 |
|  | Mult R5, b, -1 |
|  | Add R6, R5, R3 |
|  | Div R6, R6, R4 |
|  | Sub R7, R5, R3 |
|  | Div R7, R7, R4 |
| Generally requires more specialized HW Provides primitives, not solutions |  |
|  |  |

## Present Day: Compiled Assembly



## Instruction Formats

## - fixed length (most common: 32-bits)

- (plus) easy for pipelining (e.g. overlap) and for multiple issue (superscalar)
- don't have to decode current instruction to find next instruction
- (minus) not compact
- Does the MIPS add "waste" bits?

- variable length
- (plus) more compact
- (minus) hard (but do-able) to efficiently decode - (important later)

|  <br> \# of operands | Address <br> Specifier 1 | Address <br> Field 1 |
| :--- | :--- | :--- |

University of Notre Dame

## Internal Storage Model

- choices
- stack
- accumulator
- memory-memory
- register-memory
- register-register (also called "load/store")
- running example:
$-\operatorname{add} C, A, B(C:=A+B)$

If no instruction for HLL operation, can "fake it" -- i.e. lots of adds instead of multiply.

- addd, convert (not common today)
- string:
- move, compare (also not common today)
- multimedia:
- e.g., Intel MMX/SSE and Sun VIS
- vector:
- arithmetic/data transfer, but on vectors of data
decimal:
- arithmetic and logical:
- add, mult, and, or, xor, not
- data transfer:
- move, load, store
- control:
- conditional branch, jump, call, return
- system:
- syscall, traps
- floating point:
- add, mul, div, sqrt

Examples...

## Storage Model: Stack

```
push A S[++TOS] = M[A];
push B S[++TOS] = M[B];
add T1=S[TOS--]; T2=S[TOS--]; S[++TOS]=T1+T2;
pop C M[C] = S[TOS--];
```

- operands implicitly on top-of-stack (TOS)
- ALU operations have zero explicit operands
- (plus) code density (top of stack implicit)
- (minus) memory, pipelining bottlenecks (why?)
- mostly 1960's \& 70's
- x86 uses stack model for FP
- (bad backward compatibility problem)
- JAVA bytecodes also use stack model

University of Notre Dame
CSE 30321 - Lectures 05-06 - Introduction to the MIPS ISA

## Introduction to MIPS ISA

- Next:
- More specifics about:
- MIPS instruction syntax
- Register usage


## Storage Model: Register-Register (Ld/St)

```
load R1,A R1 = M[A];
load R2,B R2 = M[B];
add R3,R1,R2 R3 = R1 + R2;
store C,R3 M[C] = R3;
```

- load/store architecture: ALU operations on regs only
- (minus) poor code density
- (plus) easy decoding, operand symmetry
- (plus) deterministic length ALU operations
- (plus) fast decoding helps pipelining (later)
- 1960's and onwards
- RISC machines: Alpha, MIPS, PowerPC (but also Cray)

| University of Notre Dame |  |
| :---: | :---: |
| CSE 30321 - Lectures 05-06-Introduction to the MIPS ISA | 23 |
| Introduction to MIPS ISA |  |
| Next: <br> - More specifics about: <br> - MIPS instruction syntax <br> - Register usage |  |

## Board digression

- Programmer visibility
- Procedure calls


## Memory Organization

$\square$ Addressable unit:
$\square$ smallest number of consecutive bits (word length) can be accessed in a single operation

- Example, n=8, byte addressable

Given 1 K bit memory, 16 bit word addressable:

How many words?
How many address bits?

$\left(n^{*} 2^{k}\right)$ bits $=\left(n^{*} 2^{k-3}\right)$ bytes

MIPS uses byte-addressable memory

University of Notre Dame

## A View from 10 Feet Above

- Instructions are characterized into basic types
- Each type interpret a 32-bit instruction differently
- 3 types of instructions:
- R type
- I type
- J type
- Look at both assembly and machine code
$\square 2^{32}$ bytes with byte addresses from 0 to $2^{32-1}$
$\square 2^{30}$ words with byte addresses $0,4,8, \ldots 2^{32-4}$
$\square$ Words are aligned
$\square$ What are the least 2 significant bits of a word address?


## R-Type: Assembly and Machine Format

R-type: All operands are in registersAssembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:

| B: | 000000 | 00111 | 01000 | 01001 | $x x x x x$ | 100000 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| D: | 0 | 7 | 8 | 9 | $x$ | 32 |

## R-type Instructions

All instructions have 3 operands
$\square$ All operands must be registers
$\square$ Operand order is fixed (destination first)
$\square$ Example:
C code: $\quad A=B-C$;
(Assume that A, B, C are stored in registers s0, s1, s2.)

MIPS code: sub \$s0, \$s1, \$s2
Machine code:
$\square$ Other R-type instructions
■ addu, mult, and, or, sIl, srl, ...

University of Notre Dame
CSE 30321 - Lectures 05-06 - Introduction to the MIPS ISA

## I-Type Instructions



[^1]University of Notre Dame

## I-Type Instructions: Another Example

- I-type: One operand is an immediate value and others are in registers

$\begin{array}{lcccc}\text { B: } 100011 & 01000 & 10011 & 0000000000100000 \\ \text { D: } & 35 & 8 & 19 & 32\end{array}$

How about load the next word in memory?

## I-Type Instructions: Yet Another Example

- I-type: One operand is an immediate value and others are in registers

Example: Again: bne $\$ \mathbf{t 0}, \mathbf{\$ 1}$, Again


## J-Type Instructions

J J-type: only one operand: the target address

Example: j 3 \# PC = (PC+4)[31:28]IITargetll00 (Why "00"?


B: $000010 \quad 00000000000000000000000011$
D: 2
3
Pseudo-direct Addressing

## Summary of MIPS Instruction Formats

$\square$ All MIPS instructions are 32 bits (4 bytes) long.
R-type:

| $31 \quad 2625$ |
| :--- |
| op (6) rs (5) rt (5) rd (5) shamt (5) funct (6) |

$\square$ I-Type:

$$
\begin{aligned}
& 312625 \\
& \hline \text { Op (6) }
\end{aligned} \left\lvert\, \begin{array}{r|r|l|}
\text { rs (5) } & \text { rt (5) } & \text { Address/Immediate value (16) } \\
\hline \begin{array}{|l|l|}
\hline \text { On } & \\
\hline
\end{array}
\end{array}\right.
$$

$\square$ J-type


## More on MIPS ISA

## More Discussion \& Examples

- How to get constants into the registers?
- Zero used very frequently => \$0 is hardwired to zero
- if used as an argument, zero is passed
- if used as a target, the result is destroyed
- Small constants are used frequently ( $\sim 50 \%$ of operands)

$$
A=A+5 ; \quad(\text { add } \quad \$ t 0, \$ t 0,5)
$$

slti $\mathbf{\$ 8}, \mathbf{\$ 1 8}, 10$
andi $\$ 29, \$ 29,6$
ori \$29, \$29, 4

- What about larger constants?
- How about procedure calls?
- Other features on assembly programming


[^0]:    Thumb- ztecencologey is ste instryulh

[^1]:    B: 0010001000110010
    D: 81718
    0000000010000000
    128

