# CSE 30321 - Lecture 13/14 - In Class Handout

For the sequence of instructions shown below, show how they would progress through the pipeline. **For all of these problems:** 

- Stalls are indicated by placing the code of the stage where the hazard would be discovered in the succeeding square
  We will assume a standard 5 stage pipeline
- We will assume a standard 5 stage pipeline
  - (IF = Instruction Fetch, ID = Instruction Decode, EX = Execute, M = Memory Access, WB = Write Back)
- Assume that each stage of the pipeline takes just 1 clock cycle to finish.

# Example 1:

- Assume that forwarding HAS NOT been implemented
- Assume that you CANNOT read and write a register in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
<b>Add</b> \$5, \$3, \$4	IF	ID	EX	М	WB													
<b>Add</b> \$6, \$5, \$7		IF	ID	ID	ID	ID	EX	м	w	Add	must			written n ID st		evious	add;	
<b>LW</b> \$7, 0(\$6)			IF	IF	IF	IF	ID	ID	ID	ID	EX	м	WB	add	′ stalle l; need eads in	ls \$6 to	- 00	
<b>SUB</b> \$1, \$2, \$3							IF	IF	IF	IF	ID	EX	М	WB		Pipeline full so SUB can't go		
<b>Add</b> \$9, \$7, \$8											IF	ID	ID	ID	EX	М	WB	

# (Last add must wait for \$7 from LW)

# Example 2:

- Let's do the same problem as before, but now assume that forwarding HAS been implemented
- Assume that you CANNOT read and write from the same register in the register file in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17		
<b>Add</b> \$5, \$3, \$4	IF	ID	EX	М	WB									Data to be loaded into \$5 available at end of CC 3 / Beginning of CC 4					
<b>Add</b> \$6, \$5, \$7		IF	ID	EX	М	WB								gets d from o					
<b>LW</b> \$7, 0(\$6)			IF	ID	EX	м	WB							v gets from o					
<b>SUB</b> \$1, \$2, \$3				IF	ID	EX	М	WB					No	deper other		es on a ctions			
<b>Add</b> \$9, \$7, \$8					IF	ID	EX	М	WB				b	gets \$ etweer write (its an	n mem back s	iory an stage	d		

# Example 3:

- Like Example 2, assume that forwarding HAS been implemented
- Assume that you CAN read and write a register in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
<b>Add</b> \$1, \$6, \$9	IF	ID	EX	М	WB													
<b>Add</b> \$6, \$2, \$4		IF	ID	EX	М	WB												
<b>LW</b> \$7, 0(\$6)			IF	ID	EX	М	WB					LW instruction producing result that will be stored in \$7; even with forwarding must stall; data not						
<b>SUB</b> \$1, \$7, \$8				IF	ID	ID	EX	М	WB			ava	ilable	until e	nd of (	CC #6 a of CC	and	
<b>Add</b> \$9, \$1, \$8					IF	IF	ID	EX	М	WB								

#### Example 4:

- Assume that forwarding HAS been implemented
- We will stall if we encounter a branch instruction
- Branches or Jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
<b>LW</b> \$1, 4(\$9)	IF	ID	EX	Μ	w											•	
<b>Add</b> \$4, \$1, \$9		IF	ID	ID	EX	М	w							Add		ata fro Irding	om Iw
<b>Sub</b> \$7, \$4, \$9			IF	IF	ID	EX	М	WB								data fi wardin	
<b>BEQ</b> \$2, \$3, X					IF	ID	EX									still wa pipeli	
<b>Add</b> \$9, \$8, \$7																	
<b>And</b> \$4, \$5, \$5																	
<b>X: Add</b> \$4, \$5, \$9								IF	ID	EX	М	WB		aft	er BEC	t Add u 2 finish compa	nes

# Example 5:

- Assume that forwarding HAS been implemented
- We will predict that any branch instruction is **NOT TAKEN**
- Branches or Jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
<b>LW</b> \$1, 4(\$9)	IF	ID	EX	Μ	w												
<b>Add</b> \$4, \$1, \$9		IF	ID	ID	EX	М	w										
<b>Sub</b> \$7, \$4, \$9			IF	IF	ID	EX	М	WB									
<b>BEQ</b> \$2, \$3, X					IF	ID	EX										
<b>Add</b> \$9, \$8, \$7						IF	ID					hov	and A vever, t ate unt	they w	ould n	ot cha	nge
<b>And</b> \$4, \$5, \$5							IF					state until CC 10 and 11. They never get this far so there is no harm done. We can kill them and restart the next add instruction.					
<b>X: Add</b> \$4, \$5, \$9								IF	ID	EX	М	w					

#### Example 6:

- Assume that forwarding HAS been implemented
- We will predict that any branch instruction is TAKEN
- Branches or jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
<b>LW</b> \$1, 4(\$9)	IF	ID	EX	М	w												
<b>Add</b> \$4, \$1, \$9		IF	ID	ID	EX	М	w										
<b>Sub</b> \$7, \$4, \$9			IF	IF	ID	EX	М	WB									
<b>BEQ</b> \$2, \$3, X					IF	ID	EX										
<b>Add</b> \$9, \$8, \$7																	
<b>And</b> \$4, \$5, \$5																	
<b>X: Add</b> \$4, \$5, \$9						IF	ID	EX	М	w							

This is the best situation – the last add instruction finishes 2 CC's earlier.

# Example 7:

For the sequence of instructions shown below, show how they would progress through the pipeline.

<u>Part 1:</u>

- Assume that forwarding HAS been implemented -
- We will predict that any branch instruction is **NOT TAKEN** -
- -Branches or Jumps are resolved after the EX stage.
- Assume that register \$8 <u>does not equal</u> \$1 for the  $1^{st}$  Beq instruction Assume that register \$17 <u>does equal</u> \$26 for the  $2^{nd}$  Beq instruction -
- \_

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
<b>SUB</b> \$1, \$2, \$3	F	D	E	Μ	W												
<b>Add</b> \$8, \$9, \$10		F	D	E	М	w											
<b>Beq</b> \$1, \$8, X			F	D	E	м	W ┥				Techi instru	nically, action a	nothing is progr	g done, essing	but ca throug	n think h pipel	of ine
<b>Lw</b> \$7, 0(\$20)				F	D	E	м	W									
<b>Add</b> \$11, \$7, \$12					F	D	D	ł	M	w							
<b>Sw</b> \$11, 0(\$24)						F	F	D	E	M 🔻	W						
<b>X: Addi</b> \$17, \$17, 1								F	D	E	М	w					
<b>Beq</b> \$17, \$26, Y									F	D	E	M	wv				
<b>Sub</b> \$5, \$6, \$7										F	D						
<b>Or</b> \$8, \$5, \$5											F						
<b>Y: Addi</b> \$17, \$17, 1												F	D	E	М	W	
<b>Sw</b> \$17, 0(\$10)													F	D	E	M 🗡	W
<b>SUB</b> \$1, \$2, \$3														F	D	Е	
<b>Add</b> \$8, \$9, \$10															F	D	

- (i) Assume that this sequence of code is executed 100 times. How many cycles does the pipelined implementation take?
- (ii) How many cycles would this code take in a multi-cycle implementation?
- From Part 1, you can see that it takes 17 clock cycles to execute 12 instructions.
- However, we can start the next "iteration" in clock cycle 14. Therefore, it *really* only takes 13 cycles for each iteration and 17 CCs for the last one.
- Therefore, iterations 1 through 99 take 13 CCs each
  (13 x 99 = 1287 CCs)
- Iteration 100 takes 17 CCs
- Therefore 1287 CCs + 17 CCs = 1304 CCs
- For the multi-cycle implementation, we have:
  - 9 instructions that take 4 CCs
  - o 2 instructions that take 3 CCs
  - $\circ$  1 instruction that takes 5 CCs
- Therefore, each "iteration" takes: (9x4) + (2x3) + (1x5) = 36 + 6 + 5 = 47 CCs
- If there are 100 iterations, then 4700 CCs are required

Pipelining gives us a speed up of 4700 / 1304 = 3.6 for this implemention

- Little to no extra HW is needed!