Suggested Readings

- Readings
 - H&P: Chapter 4.5-4.7
 - (Over the next 3-4 lectures)

Lecture 14 Pipelining Hazards

University of Notre Dame	University of Notre Dame
CSE 30321 – Lecture 14 – Pipelining Hazards 3	CSE 30321 – Lecture 14 – Pipelining Hazards
Multicore processors	Data hazards
and programming	 These exist because of pipelining Why do they exist??? Pipelining changes order or read/write accesses to operands Order differs from order seen by sequentially executing instructions on unpipelined machine
a single core of a modern microprocessor as well as how they interact with each other, with main memory, and with external storage media. for i=0; i<5; i++ { a = (a*b) + c; } WULT r1,r2,r3 #r1 < r2*r3 ADD r2,r1,r4 ↓ #r2 < r1+r4	 Consider this example: ADD R1, R2, R3 SUB R4, R1, R5 AND R6, R1, R7 OR R8, R1, R9 XOB B10, B1, B11
Writing more efficient code The right HW for the right application	Inis is a data hazard



Illustrating a data hazard

ADD R1, R2, R3

SUB R4. R1. R5

AND R6, R1, R7

OR R8, R1, R9

XOR R10, R1, R11

Time

ADD R1, R2, R3

SUB R4, R1, R5

6

Forwarding

- Problem illustrated on previous slide can actually be solved relatively easily – with <u>forwarding</u>
- In this example, result of the ADD instruction not <u>really</u> needed until after ADD actually produces it
- Can we move the result from EX/MEM register to the beginning of ALU (where SUB needs it)?
 - Yes! Hence this slide!
- Generally speaking:
 - Forwarding occurs when a result is passed directly to functional unit that requires it.
 - Result goes from output of one unit to input of another

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Forwarding: It doesn't always work



Can't get data to subtract instruction unless...



When can we forward?

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

ADD instruction causes a hazard in next 3 instructions b/c register not written until after those 3 read it.

DM

SUB gets info. from EX/MEM

pipe register

University of Notre Dame

HW Change for Forwarding

The solution pictorially



Insertion of bubble causes # of cycles to complete this sequence to grow by 1

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Data hazard specifics

- There are actually 3 different kinds of data hazards!
 - Read After Write (RAW)
 - Write After Write (WAW)
 - Write After Read (WAR)
- We'll discuss/illustrate each on forthcoming slides. However, 1st a note on convention.
 - Discussion of hazards will use generic instructions i & j.
 - i is always issued before j.
 - Thus, i will always be further along in pipeline than j.
- With an in-order issue/in-order completion machine, we're not as concerned with WAW, WAR



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Read after write (RAW) hazards

- With RAW hazard, instruction j tries to read a source operand before instruction i writes it.
- Thus, j would incorrectly receive an old or incorrect value
- Graphically/Example:



Can use stalling or forwarding to resolve this hazard

9

13

15

Memory Data Hazards

- Seen register hazards, can also have memory hazards
 - **RAW**:
 - store R1, 0(SP)
 - load R4, 0(SP)

	1	2	3	4	5	6
Store R1, 0(SP)	F	D	EX	м	WB	
Load R1, 0(SP)		F	D	EX	М	WB

- In simple pipeline, memory hazards are easy
 - · In order, one at a time, read & write in same stage
- In general though, more difficult than register hazards

University of Notre Dame

CSE 30321 - Lecture 14 - Pipelining Hazards

What about control logic?

• For MIPS integer pipeline, all data hazards can be

If data hazard, instruction stalled before its issued

Whether forwarding is needed can also be determined

 If hazard detected, control unit of pipeline must stall pipeline and prevent instructions in IF, ID from

 All control information carried along in pipeline registers so only these fields must be changed

checked during ID phase of pipeline

at this stage, controls signals set

advancing

Data hazards and the compiler

- Compiler should be able to help eliminate some stalls caused by data hazards
- i.e. compiler could not generate a LOAD instruction that is immediately followed by instruction that uses result of LOAD's destination register.
- Technique is called "pipeline/instruction scheduling"

University of Notre Dame CSE 30321 - Lecture 14 - Pipelining Hazards

16

Some example situations

Situation	Example	Action
No Dependence	LW R1, 45(R2) ADD R5, R6, R7 SUB R8, R6, R7 OR R9, R6, R7	No hazard possible because no dependence exists on R1 in the immediately following three instructions.
Dependence requiring stall	LW R1, 45(R2) ADD R5, R1, R7 SUB R8, R6, R7 OR R9, R6, R7	Comparators detect the use of R1 in the ADD and stall the ADD (and SUB and OR) before the ADD begins EX
Dependence overcome by forwarding	LW R1, 45(R2) ADD R5, R6, R7 SUB R8, R1, R7 OR R9, R6, R7	Comparators detect the use of R1 in SUB and forward the result of LOAD to the ALU in time for SUB to begin with EX
Dependence with accesses in order	LW R1, 45(R2) ADD R5, R6, R7 SUB R8, R6, R7 OR R9, R1, R7	No action is required because the read of R1 by OR occurs in the second half of the ID phase, while the write of the loaded data occurred in the first half.

University of Notre Dame

18

Detecting Data Hazards



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

RAW: Detect and Stall

- · detect RAW & stall instruction at ID before register read
 - mechanics? disable PC, F/D write
 - RAW detection? compare register names
 - notation: rs1(D) = src register #1 of inst. in D stage
 - compare: rs1(D) & rs2(D) w/ rd(D/X), rd(X/M), rd(M/W)
 - stall (disable PC + F/D, clear D/X) on any match
 - RAW detection? register busy-bits
 - set for rd(D/X) when instruction passes ID
 - clear for rd(M/W)
 - stall if rs1(D) or rs2(D) are "busy"
 - (plus) low cost, simple
 - (minus) low performance (many stalls)

Hazard Detection Logic

- Insert a bubble into pipeline if any are true:
 - ID/EX.RegWrite AND
 - ((ID/EX.RegDst=0 AND ID/EX.WriteRegRt=IF/ID.ReadRegRs) OR
 - (ID/EX.RegDst=1 AND ID/EX.WriteRegRd=IF/ID.ReadRegRs) OR
 - (ID/EX.RegDst=0 AND ID/EX.WriteRegRt=IF/ID.ReadRegRt) OR
 - (ID/EX.RegDst=1 AND ID/EX.WriteRegRd=IF/ID.ReadRegRt))

– OR EX/MEM AND

- ((EX/MEM.WriteReg = IF/ID.ReadRegRs) OR
- (EX/MEM.WriteReg = IF/ID.ReadRegRt))
- OR MEM/WB.RegWrite AND
 - ((MEM/WB.WriteReg = IF/ID.ReadRegRs) OR
 - (MEM/WB.WriteReg = IF/ID.ReadRegRt))



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Hazards vs. Dependencies

- <u>dependence</u>: fixed property of instruction stream
 - (i.e., program)

- <u>hazard</u>: property of program <u>and processor</u> organization
 - implies potential for executing things in wrong order
 - potential only exists if instructions can be simultaneously "in-flight"
 - property of dynamic distance between instructions vs. pipeline depth
- For example, can have RAW dependence with or without hazard
 - depends on pipeline

Examples...

22

24

Branch/Control Hazards

- So far, we've limited discussion of hazards to:
 - Arithmetic/logic operations
 - Data transfers
- Also need to consider hazards involving branches:
 - Example:

21

23

- 40: beq \$1, \$3, \$28 # (\$28 gives address 72)
- 44: and \$12, \$2, \$5
- 48: or \$13, \$6, \$2
- 52: add \$14, \$2, \$2
- 72: lw \$4, 50(\$7)
- How long will it take before the branch decision takes effect?
 - What happens in the meantime?

Examples 1-3

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Branch signal determined in MEM stage



Pipeline impact on branch

University of Notre Dame

CSE 30321 - Lecture 14 - Pipelining Hazards



- If branch condition true, must skip 44, 48, 52
 - But, these have already started down the pipeline
 - They will complete unless we do something about it
- How do we deal with this?
 - We'll consider 2 possibilities

25

27

Dealing w/branch hazards: always stall

Branch taken

- Wait 3 cycles
- No proper instructions in the pipeline
- Same delay as without stalls (no time lost)



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Dealing w/branch hazards: assume branch not taken

Need to flush improper instruction from pipeline

• On average, branches are taken ¹/₂ the time

• Cuts overall time for branch processing in ¹/₂

Continue normal processing

If branch not taken...

Else, if branch is taken...

Dealing w/branch hazards: always stall

- Branch not taken
 - Still must wait 3 cycles
 - Time lost
 - Could have spent cycles fetching and decoding next instructions



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

28

Flushing unwanted instructions from pipeline

Useful to compare w/stalling pipeline:

- Simple stall: inject bubble into pipe at ID stage only
 - Change control to 0 in the ID stage
 - Let "bubbles" percolate to the right
- Flushing pipe: must change inst. In IF, ID, and EX
 - IF Stage:
 - Zero instruction field of IF/ID pipeline register
 - Use new control signal IF.Flush
 - ID Stage:
 - Use existing "bubble injection" mux that zeros control for stalls
 - Signal ID.Flush is ORed w/stall signal from hazard detection unit
 - EX Stage:
 - Add new muxes to zero EX pipeline register control lines
 - Both muxes controlled by single EX.Flush signal
- Control determines when to flush:
 - Depends on Opcode and value of branch condition

CSE 30321 – Lecture 14 – Pipelining Hazards 2 Assume "branch not taken"...and branch is

not taken...

• Execution proceeds normally – no penalty



taken... Bubbles injected into 3 stages during cycle 5 clock cycle: CC 1 CC 2 CC 3 CC 4 CC 5 CC 6 CC 7 CC 8 CC 9 40 beg \$1, \$3, 28 IM Reg DM Reg 44 and \$12, \$2, \$5 (bubble) bubble bubble (bubble) (bubble) 48 or \$13, \$6, \$2 (bubble) (bubble) IM _ (bubble) bubble 52 add \$14, \$2, \$2 72 lw \$4, 50(\$7)

32

CSE 30321 – Lecture 14 – Pipelining Hazards Sandar Sa

University of Notre Dame **University of Notre Dame** CSE 30321 - Lecture 14 - Pipelining Hazards CSE 30321 - Lecture 14 - Pipelining Hazards 31 **Branch Penalty Impact Branch Penalty Impact** Assume 16% of all instructions are branches Some solutions: - 4% unconditional branches: 3 cycle penalty - In ISA: branches always execute next 1 or 2 instructions Instruction so executed said to be in delay slot – 12% conditional: 50% taken See SPARC ISA • For a sequence of N instructions (assume N is large) (example – loop counter update) N cycles to initiate each - In organization: move comparator to ID stage and 3 * 0.04 * N delays due to unconditional branches decide in the ID stage 0.5 * 3 * 0.12 * N delays due to conditional taken · Reduces branch delay by 2 cycles Also, an extra 4 cycles for pipeline to empty · Increases the cycle time Total: • - 1.3*N + 4 total cycles (or 1.3 cycles/instruction) (CPI)

• 30% Performance Hit!!! (Bad thing)



- Prior solutions are "ugly"
- Better (& more common): guess in IF stage
 - Technique is called "branch predicting"; needs 2 parts:
 - "Predictor" to guess where/if instruction will branch (and to where)
 - "Recovery Mechanism": i.e. a way to fix your mistake
 - Prior strategy:
 - Predictor: always guess branch never taken
 - Recovery: flush instructions if branch taken
 - Alternative: accumulate info. in IF stage as to...
 - Whether or not for any particular PC value a branch was taken next

University of Notre Dame

CSE 30321 - Lecture 14 - Pipelining Hazards

Computing Performance

· Only penalty is 1 cycle on use of load value immediately after a

Jumps are totally resolved in ID stage for a 1 cycle branch penalty

- 23% loads and in ½ of cases, next instruction uses load value

• To where it is taken

Program assumptions:

Machine Assumptions:

load)

19% conditional branches
 2% unconditional branches

5 stage pipe with all forwarding

75% branch prediction accuracy
1 cycle delay on misprediction

- 13% stores

- 43% other

٠

How to update with information from later stages

CSE 30321 – Lecture 14 – Pipelining Hazards

A Branch Predictor



University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards





36

University of Notre Dame

Example 5

33

•	40 _{hex} :	sub	\$11, \$2, \$4	
•	44 _{hex} :	and	\$12, \$2, \$5	
•	48 _{hex} :	or	\$13, \$6, \$2	
•	4b _{hex} :	add	\$1, \$2, \$1	(overflow in EX stage)
•	50 _{hex} :	slt	\$15, \$6, \$7	(already in ID stage)
•	54 _{hex} :	lw	\$16, 50(\$7)	(already in IF stage)
•				
•	40000040 _{hex} :	sw	\$25, 1000(\$0)	exception handler
•	40000044 _{hex} :	SW	\$26, 1004(\$0)	

- Need to transfer control to exception handler ASAP
 - Don't want invalid data to contaminate registers or memory
 - Need to flush instructions already in the pipeline
 - Start fetching instructions from 40000040_{hex}
 - Save addr. following offending instruction (50 $_{\rm hex})$ in TrapPC (EPC)
 - Don't clobber \$1 use for debugging

CSE 30321 – Lecture 14 – Pipelining Hazards

Flushing pipeline after exception

clock cycle:	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9	CC 10	CC 11	CC 12
40 sub \$11, \$2, \$4		Reg		DM	Reg							
44 and \$12, \$2, \$5	;		Reg		DM	Reg						
48 or \$13, \$6, \$2			IM	Reg		DM	Reg		exce whe	eption d n add is	etectec in EX	l stage
4b add \$1, \$2, \$1					Reg	-DH	bubble)	bubble				
50 slt \$15, \$6, \$7	,				Π	Reg	bubble)	oubble (
48 lw \$16, 50(\$7)						IM_			bubble)			
40000040 sw \$25, 1	.000(0)						IN	Reg		_DM	Reg	
Cycle 6:										_ <u></u> 8	<u> </u>	

- eyele e.
- Exception detected, flush signals generated, bubbles injected
- Cycle 7

37

39

- 3 bubbles appear in ID, EX, MEM stages
- PC gets 40000040_{hex}, TrapPC gets 50_{hex}

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Discussion

· How does instruction set design impact pipelining?

• Does increasing the depth of pipelining always increase performance?

University of Notre Dame

CSE 30321 – Lecture 14 – Pipelining Hazards

Managing exception hazards gets much worse!

Different exception types may occur in different stages:

Exception Cause	Where it occurs
Undefined instruction	ID
Invoking OS	EX
I/O device request	Flexible
Hardware malfunction	Anywhere/flexible

- Challenge is to associate exception with proper instruction: difficult!
 - Relax this requirement in non-critical cases: imprecise exceptions
 - Most machines use precise instructions
 - Further challenge: exceptions can happen at same time

Comparative Performance



- Throughput: instructions per clock cycle = 1/cpi
 Pipeline has fast throughput and fast clock rate
- Latency: inherent execution time, in cycles
 - High latency for pipelining causes problems
 - Increased time to resolve hazards



University of Notre Dame

Summary

- Performance:
 - Execution time *or* throughput
 - Amdahl's law
- Multi-bus/multi-unit circuits
 - one long clock cycle or N shorter cycles
- Pipelining
 - overlap independent tasks
- Pipelining in processors
 - "hazards" limit opportunities for overlap

University of Notre Dame