## Stored Programs

A hypothetical translation:

stored
program
becomes $\left\{\begin{array}{|l|l|l|l|l|}\hline \text { PC } & 110011 & 000001 & 000010 & 000011 \\ \hline \text { PC+1 } & 001110 & 000010 & 000001 & 000100 \\ \hline\end{array}\right.$

University of Notre Dame

## CSE 30321 - Lecture 15 - Midterm Review

## Datapath works on instruction encoding

- Load operation: Load data from data memory to RF
- ALU operation: Transforms data by passing one or two RF register values through ALU, performing operation (ADD, SUB, AND, OR, etc.), and writing back into RF.
- Store operation: Stores RF register value back into data memory
- Each operation can be done in one clock cycle




Store operation
"Instruction" is an idea that helps abstract 1s, 0s, but still provides info. about HW

Instructions in 0s and 1s - machine code

Control logic ensures datapath processes instruction correctly
$\mathrm{D}[9]=\mathrm{D}[0]+\mathrm{D}[1]$ - requires a sequence of four datapath operations:

0: RF[0] = D[0]
1: $\mathrm{RF}[1]=\mathrm{D}[1]$
2: $\mathrm{RF}[2]=\mathrm{RF}[0]+\mathrm{RF}[1]$
3: $\mathrm{D}[9]=\mathrm{RF}[2]$
Each operation is an instruction

- Sequence of instructions - program
- Looks cumbersome, but that's the world of programmable processors Decomposing desired computations into processor-supported operations
- Store program in Instruction memory
- Control unit reads each instruction and executes it on the datapath PC: Program counter - address of current instruction
IR: Instruo Digression:
instruction HW vs. SW based
approaches


## Control signals must arrive at right time



## Control signals must arrive at right time

- To carry out each instruction, the control unit must:
- Fetch - Read instruction from inst. mem.
- Decode - Determine the operation and operands of the instruction
- Execute - Carry out the instruction's operation using the datapath


| Execute |  |
| :---: | :---: |
| University of Notre Dame |  |
| CSE 30321 - Lecture 15 - Midterm Review | 8 |

## More complex state diagram

State diagram tells you how many CCs instruction takes; what control signals must be generated in each state


## Generally, register data written in CC N, available in $\mathrm{CC} \mathbf{N + 1}$

Q1: $\mathrm{D}[8]=\mathrm{D}[8]+\mathrm{RF}[1]+\mathrm{RF}[4]$

$$
\begin{array}{ll}
\text { I[15]: Add R2, R1, R4 } & \text { RF[1] = } 4 \\
\text { I[16]: MOV R3, } 8 & \text { RF[4] = } \\
\text { I[17]: Add R2, R2, R3 } & \text { D[8] =7 }
\end{array}
$$



University of Notre Dame

## CPU time (the "best" metric)

$$
\frac{\text { Instructions }}{\text { Pr ogram }} \times \frac{\text { Clock cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock Cycle }}=\frac{\text { Seconds }}{\text { Pr ogram }}=\text { CPU time }
$$

- We can see CPU performance dependent on:
- Clock rate, CPI, and instruction count
- CPU time is directly proportional to all 3:
- Therefore an $\times \%$ improvement in any one variable leads to an $\times \%$ improvement in CPU performance
- But, everything usually affects everything:



## Common (and good) performance metrics

- latency: response time, execution time
- good metric for fixed amount of work (minimize time)
- throughput: bandwidth, work per time, "performance"
- = ( 1 / latency) when there is NO OVERLAP
$\xrightarrow{\longleftrightarrow 0000 ~ 00000 ~}$
- > ( 1 / latency) when there is overlap 0000
- in real processors there is always overlap
- good metric for fixed amount of time (maximize work)
- comparing performance
- A is $\mathbf{N}$ times faster than $\mathbf{B}$ if and only if: - $\operatorname{perf}(\mathrm{A}) / \operatorname{perf}(\mathrm{B})=\operatorname{time}(\mathrm{B}) /$ time $(\mathrm{A})=\mathrm{N}$
- A is X\% faster than B if and only if:

$$
\text { - } \operatorname{perf}(\mathrm{A}) / \operatorname{perf}(\mathrm{B})=\operatorname{time}(\mathrm{B}) / \operatorname{time}(\mathrm{A})=1+\mathrm{X} / 100
$$

## Encodings can be more complex

 (but fundamentally do the same thing)
## -6-instruction processor:


Add Ra, Rb, Rc-specifies the operation $R F[a]=R F[b]+R F[c]$
MIPS processor:
Assembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:
B: 000000001110100001001 xxxxx 100000 , 0


More complex instruction encodings, same path through datapath...


| University of Notre Dame |  |
| :---: | :---: |
| CSE 30321 - Lecture 15 - Midterm Review | $\mathbf{1 5}$ |

Review: MIPS I-Type (arithmetic)


[^0]
## Review: MIPS R-Type

## R-type: All operands are in registers

Assembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:

$$
\begin{array}{cccccc}
\text { B: } & 000000 & 00111 & 01000 & 01001 & \text { xxxxx } \\
\text { D: } & 0 & 7 & 8 & 9 & x
\end{array}
$$

## Review: MIPS I-Type (load/store)

- I-type: One operand is an immediate value and others are in registers


B: 1000110100010011
0000000000100000
32

How about load the next word in memory?

## Procedure Handling (in MIPS)

## Review: MIPS I-Type (branch)

- I-type: One operand is an immediate value and others are in registers

Example: Again: bne $\$ \mathbf{t 0}, \mathbf{\$ t}$, Again


B: 0010
0100001001
1111111111111111
D: $5 \quad 5 \quad 8 \quad 9$
PC-relative addressing
$\square$ The big picture:


Callee


Need "jump" and "return":
\$31 = \$ra (return address)
$\mathrm{r}_{0}$ $\qquad$ PC HI LO $\qquad$

- jal ProcAddr \# issued in the caller
- jumps to ProcAddr
- save the return instruction address in \$31
- PC = JumpAddr, RF[31]=PC+4;

■ jr \$31 (\$ra) \# last instruction in the callee

- jump back to the caller procedure
- PC = RF[31]

University of Notre Dame
CSE 30321 - Lecture 15 - Midterm Review
MIPS Registers
(and the "conventions" associated with them)

| Name | R\# | Usage | Preserved on Call |
| :--- | ---: | :--- | :--- |
| \$zero | 0 | The constant value 0 | n.a. |
| \$at | 1 | Reserved for assembler | n.a. |
| \$v0-\$v1 | $2-3$ | Values for results \& expr. eval. | no |
| \$a0-\$a3 | $4-7$ | Arguments | no |
| \$t0-\$t7 | $8-15$ | Temporaries | no |
| \$s0-\$s7 | $16-23$ | Saved | yes |
| \$t8-\$t9 | $24-25$ | More temporaries | no |
| \$k0-\$k1 | $26-27$ | Reserved for use by OS | n.a. |
| \$gp | 28 | Global pointer | yes |
| $\$ s p$ | 29 | Stack pointer | yes |
| $\$ f p$ | 30 | Frame pointer | yes |
| $\$ r a$ | 31 | Return address | yes |

University of Notre Dame

## Procedure call essentials:

 Good Strategy- Caller at call time
- put arguments in \$a0..\$a4
- save any caller-save temporaries
- jal ..., \$ra
do most work at

Callee at entry

- allocate all stack space
- save \$ra, \$fp + \$s0..\$s7 if necessary
- Callee at exit
- restore $\$$ ra, $\$$ fp $+\$ s 0 .$. ss7 if used most of the work
- deallocate all stack space
- put return value in \$v0
- Caller after return
- retrieve return value from \$v0
- restore any caller-save temporaries


## Nested procedures

$\square$ Use the stack to save needed data


| University of Notre Dame |
| :---: |
| CSE 30321 - Lecture 15 - Midterm Review |

A (better performing) multi-cycle datapath

| Step name | Action for R-type instructions | Action for memory-reference instructions | Action for branches | Action for jumps |
| :---: | :---: | :---: | :---: | :---: |
| Instruction fetch | $\begin{array}{r} \mathrm{IR}=\mathrm{Mem}[\mathrm{PC}], \\ \mathrm{PC}=\mathrm{PC}+4 \end{array}$ |  |  |  |
| Instruction decode/register fetch | $\begin{gathered} A=R F[\operatorname{IR}[25: 21]], \\ B=\operatorname{RF}[\operatorname{IR}[20: 16]], \\ \text { ALUOut }=P C+(\text { sign-extend }(\operatorname{IR}[1:-0]) \ll 2) \end{gathered}$ |  |  |  |
| Execution, address computation, branch/ jump completion | ALUOut $=$ A op B | ALUOut $=A+$ sign-extend (IR[15:0]) | $\begin{aligned} & \text { if }(\mathrm{A}=\mathrm{B}) \text { then } \\ & \mathrm{PC}=\mathrm{ALUO} \mathrm{ut} \end{aligned}$ | $\begin{gathered} \|\mathrm{PC}=\mathrm{PC}[31: 28]\| \\ (\operatorname{IR}[25: 0] \ll 2) \end{gathered}$ |
| Memory access or R-type completion | $\operatorname{RF}[\operatorname{IR}[15: 11]]=$ ALUOut | $\begin{gathered} \text { Load: MDR }=\text { Mem[ALUOut] } \\ \text { or } \\ \text { Store: Mem[ALUOut] }=\mathrm{B} \end{gathered}$ |  |  |
| Memory read completion |  | Load: $\operatorname{RF}[\mathrm{IR}[20: 16]]=$ MDR |  |  |

## A Single Cycle Datapath



$$
\begin{aligned}
& \text { Finite state } \\
& \text { diagram for } \\
& \text { MIPS multi- } \\
& \text { cycle datapath }
\end{aligned}
$$



## MIPS multi-cycle datapath



University of Notre Dame


[^0]:    B: 0010001000110010
    D: 81718
    0000000010000000
    128

