# Lecture 23: Board Notes: Introduction to Parallel Processing

### Part A:

Consider a processor that does register renaming.

- A ROB IS part of this processor.
- There **IS NOT** a reservation station bypass. Therefore each instruction must spend at least 1 CC in a reservation station
- ALU operations take 1 CC to execute.
  - There are an unlimited number of functional units.
- If an instruction in a RS is waiting for data produced by a previously issued instruction, it will obtain that data during the previously issued instruction's WB stage and can execute *in the next CC.* 
  - i.e. if instruction *j* enters WB in cycle 7, and instruction j+4 is waiting on data from instruction *j*, instruction j+4's RS will be updated in cycle 7. Instruction j+4 can execute in cycle 8
- Only 1 instruction is fetched and decoded during each clock cycle.
- Assume RS are unlimited.
- There are unlimited CDB resources. Therefore there are no structural hazard stalls when instructions need to write back.
- 2 instructions may commit in each CC.
- Multiply instructions take 4 CCs to execute, Adds take 1 CC to execute.

Fill in the pipe trace for the instruction sequence shown on the next page. **(F)** Fetch, **(D)** Decode, **(RS)** Reservation Station, **(E)** Execute, **(W)** Write Back, **(C)** Commit

	PART A																		
	Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Α	Add r1 ,r1, r1	F	D	R	Е	w	С												
в	Add r1, r1, r1		F	D	R	R	ш	w	C										
с	Mul r1, r1, r1			F	D	R	R	R	Е	Е	Е	Е	w	С					
D	Sub r2, r2, r2				F	D	R	Е	w	С	С	С	С	С					
Е	Add r1, r2, r2					F	D	R	R	Е	w	С	С	С	С				
F	Mul r2, r3, r3						F	D	R	Е	Е	Е	Е	w	С				
G	Add r1, r1, r1							F	D	R	R	Е	w	С	С	С			

## Part B: Example 1:

Assume we want to split up a problem to run on 1024 processors instead of 1. However, only half of the code is parallelizable. What speedup would we see from going from 1 processor to 1024?



If the fraction of code that is parallelizable increases from 0.5 to 0.99, speedup is still only 1024!

#### Part B: Example 2:

Assume that we have a given workload that involves:

- Sum of 10 scalars
- 10 x 10 matrix sum

#### Part A:

What is the speedup if we increase the number of processors dedicated to the problem to 10? To 100? 1 Processor:

_	Time 10 scalar adds	= s + 100	(10 + 100) adds for each e	x element	t <sub>add</sub> t in the matrix	=	110 x t <sub>add</sub>
10 Proc	cessors.						
101100	Time	=	10 x t <sub>odd</sub>	+	$(100/10) \times t_{odd}$	=	20 x todd
	Sneedun	-	110 x t	i	$20 \times t_{\rm add}$	-	55
	opoodup	-	(best uniprocessor)	'		Ξ	55 % of the notential
			(best uniprocessor)			-	(5.5 / 10)
100 Pro	ocessors:						
	lime	=	10 x t <sub>add</sub>	+	(100/100) x t <sub>add</sub>	=	11 x t <sub>add</sub>
	Speedup	=	110 x t <sub>add</sub>	/	11 x t <sub>add</sub>	=	10
			(best uniprocessor)			=	10 % of the potential
<b>T</b> I::	and the state						(10 / 100)
inis as	sumed that the	e load c	an be balanced	a across	s processors		
Part B:							
What is	s the speedup	if the ma	atrix size is nov	v 100 x	100?		
1 Proce	essor:						
	Time	=	(10 + 10000)	x	todd	=	10010 x t <sub>odd</sub>
_	10 scalar add	3 + 1000	00 adds for eac	h eleme	ent in the matrix		
10 Dres							
10 Proc			101		(10000(10) t		1010
	Time	=	IU X t <sub>add</sub>	+	(10000/10) X t <sub>add</sub>	=	IUIU X t <sub>add</sub>
	Speedup	=	10010 x t <sub>add</sub>	/	1010 x t <sub>add</sub>	=	9.9
			(best uniprocessor)			=	99 % of the potential
100 Pro	ocessors.						(9.9710)
	Time	=	10 x t <sub>odd</sub>	+	$(10000/100) \times t_{add}$	=	110 x todd
	Speedun	Ξ		;		- E	
	opeedup	-	(heat unintracessor)	1	I I O A ladd	Ξ	01 % of the potential
			(best uniprocessor)			-	(91 / 100)

This assumes load balancing is possible; if problem is smaller, scalar parts dominates (not parallel) ust halt to replace???