### **Suggested Readings**

- Readings
  - H&P: Chapter 7.8

#### Lecture 28 **On-Chip Interconnection Networks**



### **Impediments to Parallel Performance**

#### **Reliability**:

- Want to achieve high "up time" especially in non-CMPs
- Contention for access to shared resources
  - i.e. multiple accesses to limited # of memory banks may dominate system scalability
- Programming languages, environments, & methods:
  - Need simple semantics that can expose computational properties to be exploited by large-scale architectures
- Algorithms Not all problems are parallelizable  $\begin{cases} Speedup = \frac{1}{\left[1 - Fraction_{parallelizable}\right] + \frac{Fraction_{parallelizable}}{N} \end{cases}$  What if you write good code for 4core chip and then get an 8-core chip?

#### Cache coherency

- P1 writes, P2 can read
  - Protocols can enable \$ coherency but add overhead
- Overhead where no actual processing is done.

#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# Impediments to Parallel Performance

- All  $\bigstar$  'ed items also affect Fraction<sub>parallelizable</sub>
  - (and hence speedup)



# Challenges: Latency★

- ...is already a major source of performance degradation
  - Architecture charged with hiding local latency
    - (that's why we talked about registers & caches)
  - Hiding global latency is also task of programmer
    - (I.e. manual resource allocation)
- Today:
  - access to DRAM in 100s of CCs
  - round trip remote access in 1000s of CCs
  - multiple clock cycles to cross chip or to communicate from core-to-core
    - Not "free" as we assumed in send-receive example from L27

We'll talk more quantitatively about this today.

#### Overhead where no actual processing is done.

#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# Some Perspective...



### **Pentium III Die Photo**

Deterministic connections as needed.



<sup>1</sup>st Pentium III, Katmai: 9.5 M transistors, 12.3 \* 10.4 mm in 0.25-mi. with 5 layers of aluminum

- EBL/BBL Bus logic, Front, Back
- MOB Memory Order Buffer
- Packed FPU MMX FI. Pt. (SSE)
- IEU Integer Execution Unit
- FAU FI. Pt. Arithmetic Unit
- MIU Memory Interface Unit
- DCU Data Cache Unit
- PMH Page Miss Handler
- DTLB Data TLB
- BAC Branch Address Calculator
- RAT Register Alias Table
- SIMD Packed FI. Pt.
- RS Reservation Station
- BTB Branch Target Buffer
- IFU Instruction Fetch Unit (+I\$)
- ID Instruction Decode
- ROB Reorder Buffer
- MS Micro-instruction Sequencer

#### University of Notre Dame CPSC 614:Graduate Computer / Rauchwerger: Based on Lecture

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

### Take away from last 2 slides

- Cores communicate with each other
  - (and each others memory)
- Can no longer just realize direct, deterministic connection between processor's functional units
- Fortunately, wide body of work to start with to enable more efficient/reasonable inter-core communication







10

http://dx.doi.org/10.1109/ASSCC.2009.5357230

University of Notre Dame

http://dx.doi.org/10.1109/ISSCC.2010.5434077

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

## Lot's of history to leverage...

Lot's of XAN's

11

- SAN system area network
  - Usually connects homogeneous nodes
  - Physical extent small less than 25 m– usually much less
  - · Connectivity usually from 100s to 1000s of nodes
  - Main focus is high bandwidth and low latency
- LAN local area network
  - · Heterogeneous hosts assumed designed for generality
  - · Physical extent usually within a few hundred kms
  - Connectivity usually in the hundreds of nodes
  - Performance is typically mundane
  - Supported by workstation industry

## Lot's of history to leverage...

- WAN wide area network
  - General connectivity for 1000s of heterogeneous nodes
  - High bandwidth but latency is usually horrible
  - Physical extent = K's of kilometers
  - Developed by the telecommunications industry

# Can now think about doing all of the following "on-chip"

#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

### **Creating shared media networks**

- Messages are broadcast everywhere
  - Useful for cache coherency
  - Not unlike ethernet



#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

### **Creating switched media networks**



- Switches introduce switching overheads
- But, no time wasted on arbitration and collisions
- Multiple transfers can be in progress if different links used
- Circuit or Packet Switching
  - Circuit switching: end-to-end connections
    - Reserves links for a connection (e.g. phone network)
  - Packet switching: each packet routed separately
    - Links used only when data transferred (e.g. Internet Protocol)

# **Routing Messages**

- Shared Media
  - Broadcast to everyone!
- Switched Media needs real routing. Options:
  - <u>Source-based routing</u>: *message* specifies path to the destination (changes of direction)
  - <u>Virtual Circuit</u>: circuit established from source to destination, message picks the circuit to follow
  - <u>Destination-based routing</u>: message specifies destination, switch must pick the path
    - deterministic: always follow same path
    - adaptive: pick different paths to avoid congestion, failures
    - <u>randomized routing</u>: pick between several good paths to balance network load

# **Routing Methods for Switches**

- Store-and-Forward
  - Switch receives entire packet, then forwards it
- Wormhole routing
  - Packet consists of flits (a few bytes each)
  - First flit contains header w/ destination address
  - Switch gets header, decides where to forward
  - Other flits forwarded as they arrive
  - Looks like packet worming through network

#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# Wormhole vs. Cut Through

- In worm hole routing, when head of message is blocked, message stays strung out over the network, potentially blocking other messages (needs only buffer the piece of the packet that is sent between switches).
- <u>Cut through routing</u> lets the tail continue when head is blocked, accordioning the whole message into a single switch. (Requires a buffer large enough to hold the largest packet).

#### University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# **Cut-Through Routing**

- · What happens when link busy?
  - Header arrives to switch, but outgoing link busy
  - What do we do with the other flits of the packet?
- Wormhole routing: stop the tail when head stops
  - Now each flit along the way blocks the a link
  - One busy link creates other busy links => traffic jam
- Cut-Through Routing
  - If outgoing link busy, receive and buffer incoming flits
  - The buffered flits stay there until link becomes free
  - When link free, the flits start worming out of the switch
  - Need packet-sized buffer space in each switch
    - Wormhole Routing switch needs to buffer only one flit

(crossbar vs. omega)

### Switch Technology/Topologies

- Two common switching organizations
  - Crossbar
    - Allows any node to communicate with any other node with 1
      pass through an interconnection
    - Very low switching delay, no internal contention
    - Complexity grows as square of number of links
      - Can not have too many links (i.e. 64 in, 64 out)
  - Omega
    - Uses less HW (n/2 log<sub>2</sub>n vs. n<sup>2</sup> switches); more contention
    - Build switches with more ports using small crossbars
    - Lower complexity per link, but longer delay and more contention

#### 

#### University of Notre Dame

CSE 30321 - Lecture 28 - On-Chip Interconnection Networks

# (others) Fat-tree topology



Circles = switches, squares = processor-memory nodes

Higher bandwidth, higher in the tree - match common communication patterns

University of Notre Dame CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# (others) Ring topology

- Instead of centralizing small switching element, small switches are placed at each computer
  - Avoids a full interconnection network
- Disadvantages
  - Some nodes are not directly connected
    - Results in multiple "stops", more overhead
  - Average message must travel through n/2 switches, n = # nodes
- Advantages
  - Unlike shared lines, ring has several transfers going at once



### (still others)



#### (others) Dedicated communication links

- Usually takes the form of a communication link between every *switch* 
  - An expensive alternative to a ring...
  - Get *big* performance gains, but *big* costs as well
    - Usually cost scales by the square of the number of nodes
- The big costs led designers to invent "things in between"
  - In other words, topologies between the cost of rings and the performance of fully connected networks
- Whether or not a topology is "good" typically depends on the situation
- Some popular topologies for MPPs are
  - Grids, tours, hypercubes

University of Notre Dame

CSE 30321 – Lecture 28 – On-Chip Interconnection Networks

# **NW topologies**



Figure 8: Network Topologies

# Now, how might *real, on-chip* networks perform?



Figure 9: Placement of Routers used to Estimate Area (Lower Left Quadrant)





### (c) Network Power Dissipation





University of Notre Dame	From Balfour, Dally, Supercomputing
CSE 30321 – Lecture 28 – On-Chip Interconnection Networks	







Figure 12: Offered Latency for CMeshX2 Network

University of Notre Dame

From Balfour, Dally, Supercomputing