

## Final

CSE  
30321  
Computer Architecture I  
Niemier, Michael Thaddeus

01 52 12/13/2010 10:30 AM 12:30 PM 127 Hayes-Healy Center

If you haven't done so already, do your CIF

Final is open book, open notes

University of Notre Dame

CSE 30321 – One Big Take Away

3

## Historical sources of performance gain

- Pipelining
- Technology Scaling
- Memory Hierarchies
- Hardware support for threads
- ...
- All the easy stuff done
  - (And to some extent being taken away!)

University of Notre Dame

What to take away from last 4-5 lectures


University of Notre Dame

CSE 30321 – One Big Take Away

4

## Technology drive to multi-core computing

Why the clock flattening? **POWER!!!!**



University of Notre Dame

# The multi-core solution:

Fundamentally, built on datapath, memory hierarchy discussed in class.

**High art meets high-tech.**  
 Lincoln's latest project, titled "COUSE," is a 10' x 10' translucent structure outfitted with video cameras, uniquely combining sculpture, portraiture and architecture. With Intel® Centrino® processor technology inside, a notebook becomes many other things as well — portable studio, camera, inspiration tool.

**Top 5 Must-Haves**

- POWERFUL PROCESSOR**  
A portrait of performance. "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the dual-core performance of Intel Centrino processor technology can handle intensive tasks with flying colors.
- ZZIZZZING TRANSFER SPEEDS**  
Art for 30 frames per second. Data transferring up to 20% faster\* allows Lincoln to store footage from 24 video cameras with lightning speed.
- HIGH-SPEED WIRELESS**  
Always Connected. With up to twice the range and five times the speed when connected to a Wireless N home network, Lincoln can download music or shop for art books anywhere, anytime.
- ENHANCED VIDEO**  
High-def (redefined). Lincoln can view his generative portraits with "gallery-like" clarity, thanks to stunning multimedia performance, for a super-enhanced high-def video experience.
- UNUSUAL ENERGY LIFE**  
The power of art. Lincoln's infinitely reconfiguring images are ultimately presented on a plasma screen powered by his computer — no waiting power is not an option. Thanks to Intel's exclusive power-saving features, he conserves energy by using it only when he needs it.

**Deeper. Richer. Faster.**  
 Log on to [drivenbywhatsholds.com](http://drivenbywhatsholds.com) for access to exclusive multimedia content to keep you up-to-date on the latest tech trends — faster. To take advantage of this high-tech, multimedia material, make sure your computer has Intel Centrino processor technology.

©2008 Intel Corporation. All rights reserved. Intel, the Intel logo, Intel Centrino, and Centrino are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries. \*See system data for details. Actual results may vary. Performance may vary with system configuration and usage. For more information, visit [www.intel.com](http://www.intel.com). For more information, visit [www.intel.com](http://www.intel.com). For more information, visit [www.intel.com](http://www.intel.com). For more information, visit [www.intel.com](http://www.intel.com).

- Processor complexity is good enough
- Transistor sizes can still scale
- Slow processors down to manage power
- Get performance from...

## Parallelism


### Top 5 Must-Haves

- POWERFUL PROCESSOR**  
A portrait of performance. "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the dual-core performance of Intel Centrino processor technology can handle intensive tasks with flying colors.

(i.e. 1 processor, 1 ns clock cycle  
 vs.  
 2 processors, 2 ns clock cycle)

# Would like to do deliver speedups equal to the number of cores

- Time(1) / Time(P) for P processors  
 – note: must use the best sequential algorithm for Time(1); the parallel algorithm may be different.



Could program P processors as if your off for a nice pleasant hike...




But you should always be “bear aware”...



What are “the bears” ???

# Impediments to Parallel Performance (independent of problem/algorithm itself)


- Contention for access to shared resources  
 – i.e. multiple accesses to limited # of memory banks or shared cache may dominate system scalability  
 – The interconnection network itself



Cannot necessarily presume a uniform communication time form core-to-core

## Impediments to Parallel Performance (independent of problem/algorithm itself)

- Latency
  - Multiple clock cycles to cross chip or to communicate from core-to-core even in absence of contention



University of Notre Dame

## Impediments to Parallel Performance (independent of problem/algorithm itself)

- Programming languages, environments, & methods:
  - Need simple semantics that can expose computational properties to be exploited by large-scale architectures


What if you write good code for a 4-core chip and then get an 8-core chip?

- i.e. tune code to deal with communication latencies, etc.

University of Notre Dame

## Impediments to Parallel Performance (independent of problem/algorithm itself)

- Cache coherency
  - P1 writes, P2 can read → need consistent data
    - Protocols can enable \$ coherency but not free



University of Notre Dame

## Impediments to Parallel Performance (independent of problem/algorithm itself)

$$\text{Speedup} = \frac{1}{\left[1 - \text{Fraction}_{\text{parallelizable}}\right] + \frac{\text{Fraction}_{\text{parallelizable}}}{N}}$$

- All “bears” adversely affect  $\text{Fraction}_{\text{parallelizable}}$  and hence speedup
- Should have quantitative sense of overhead when writing software
  - Tricky because it can change from chip-to-chip!

University of Notre Dame

Computer Architecture...



Parallel software...

Can keep bears at bay, but  
need to think hard about how

## We ran into a bear along the way...

