### **Final**

| CSE<br>30321<br>Computer Architecture I |    |    |            |          |          |     |                    |
|---|----|----|------------|----------|----------|-----|--------------------|
| Niemier, Michael Thaddeus               | 01 | 52 | 12/13/2010 | 10:30 AM | 12:30 PM | 127 | Hayes-Healy Center |

## If you haven't done so already, do your CIF

# What to take away from last 4-5 lectures

### Final is open book, open notes

| University of Notre Dame      |   | University of Notre Dame      |   |
|-------------------------------|---|-------------------------------|---|
|                               |   |                               |   |
| CSE 30321 - One Big Take Away | 3 | CSE 30321 - One Big Take Away | 4 |

# Historical sources of performance gain

- Pipelining
- Technology Scaling
- Memory Hierarchies
- Hardware support for threads
- ...
- All the easy stuff done
  - (And to some extent being taken away!)

# Technology drive to multi-core computing



#### Why the clock flattening? POWER!!!!

#### CSE 30321 – One Big Take Away

# The multi-core solution:

High art meets high-tech.

Lincoln's latest project, tilled "CUBE," is a 10' x 10' translucent structure out with video cameras, uniquely combining sculpture, portraiture and architectur With Intel® Centrale® processor technology inside, a notebook becomes mar other things as well — portable studio, cames, inspiration tool.

#### Top 5 Must-Haves

- Downamic Processor
  Apertrait of performance. "My generative portraits are demanding on t
  processors in my lapto, as they continuously manipulate video," says Li
  Thankidly, the dual-zere performance of Intal Centrino processor tech
  can handle intensive tasks with Rying colors.
- DIZZYING TRANSFER SPEEDS Art (at 30 frames per second). Data transferring up to 20% faster allows Lincoln to store footage from 24 video cameras with lightnin
- HIGH-SPEED WIRELESS
- (HIGH-SPEED WIRELESS Always Connected. With up to twice the range and 5x the speed who connected to a Wireless N home network,<sup>2</sup> Lincoln can download mu
- TENHANCED VIDEO
- Kier clarity, thanks to stunning multimedia performance, for a super-enhance high-del video.experience.

ED MICHINA LIFE The power of art. Linco

The power of art. Lincoln's infinitely reconfiguring images are ultimately presented on a plasma screen powered by his computer — so wasting power is not an option. Thanks to Intel® exclusive power-saving features. He conserves



- Processor complexity is good enough
- Transistor sizes can still scale
- Slow processors down to manage power
- Get performance from...

### **Parallelism**

#### **Top 5 Must-Haves**

POWERFUL PROCESSOR

A portrait of performance. "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the dual-core performance of Intel Centrino processor technology can handle intensive tasks with flying colors.

(i.e. 1 processor, 1 ns clock cycle VS. 2 processors, 2 ns clock cycle)

# Would like to do deliver speedups equal to the number of cores

- Time(1) / Time(P) for P processors
  - note: must use the best *sequential* algorithm for Time(1); the parallel algorithm may be different.



#### **University of Notre Dame**

#### CSE 30321 - One Big Take Away

Could program P processors as if your off for a nice pleasant hike...



#### But you should always be "bear aware"...



**University of Notre Dame** 

#### CSE 30321 – One Big Take Away

### **Impediments to Parallel Performance** (independent of problem/algorithm itself)

- Contention for access to shared resources •
  - i.e. multiple accesses to limited # of memory banks or shared cache may dominate system scalability
  - The interconnection network itself



Cannot necessarily presume a uniform communication time form core-to-core

**University of Notre Dame** 

Fundamentally, built

on datapath. memory hierarchy discussed

in class.

#### CSE 30321 – One Big Take Away

### Impediments to Parallel Performance (independent of problem/algorithm itself)

### Latency

 Multiple clock cycles to cross chip or to communicate from core-to-core even in absence of contention



#### University of Notre Dame

#### CSE 30321 – One Big Take Away

### Impediments to Parallel Performance (independent of problem/algorithm itself)

- Programming languages, environments, & methods:
  - Need simple semantics that can expose computational properties to be exploited by large-scale architectures

What if you write good code for a 4-core chip and then get an 8-core chip? • i.e. tune code to deal with communication latencies, etc.

#### CSE 30321 – One Big Take Away

### Impediments to Parallel Performance (independent of problem/algorithm itself)

Cache coherency

11

- P1 writes, P2 can read → need consistent data
  - Protocols can enable \$ coherency but not free



University of Notre Dame

### CSE 30321 – One Big Take Away Impediments to Parallel Performance (independent of problem/algorithm itself)



- All "bears" adversely affect  $\ensuremath{\mathsf{Fraction}}_{\ensuremath{\mathsf{parallelizable}}}$  and hence speedup
- Should have quantitative sense of overhead when writing software
  - Tricky because it can change from chip-to-chip!

#### Computer Architecture...



Parallel software...

Can keep bears at bay, but need to think hard about how

University of Notre Dame

# We ran into a bear along the way...



University of Notre Dame