#### Lectures 02, 03 Introduction to Stored Programs

Suggested reading: HP Chapters 1.1-1.3

#### Some slides/images from Vahid text – hence this notice:

Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated pdf</u> versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>not be</u> posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <u>http://www.ddvahid.com</u> for information.

#### **Processor components Multicore processors** and programming **Processor comparison** intel Athlon VS. Pentium al-Core insid **CSE 30321** for i=0; i<5; i++ {</pre> a = (a\*b) + c;MULT r1,r2,r3 # r1 ← r2\*r3 ADD r2,r1,r4 ↓ # r2 ← r1+r4 🕒 🚼 🐼 000010 000011 110011 000001 001110 000010 000001 000100 Writing more **HLL code translation** efficient code The right HW for the

right application

## **Fundamental lesson(s)**

 How code you write (compiled C for example) is ultimately run on HW.

# Why it's important...

- You'll learn what your microprocessor actually does when you compile and execute code written in a HLL.
- Equally important, at the heart of this discussion is the "stored program model".
  - This is a fundamental idea that we'll discuss over the entire semester ... and many things build off of it.

# Board Discussion #1: Introduction to stored programs



### **Board discussion summary:**

#### Stored program model has been around for a long time...



Moore School of Electrical Engineering University of Pennsylvania

June 30, 1945

## **Board discussion summary:**

#### A hypothetical translation:



stored	PC	110011	000001	000010	000011
becomes	PC+1	001110	000010	000001	000100

# A simple "Von Neumann" architecture

- "Von Neumann architecture" synonymous with "programmable processor"
- Processing generally consists of:
  - Loading some data
  - Transforming that data
  - Storing that data
- Datapath: core of a programmable processor
  - Can read/write data memory
  - Has register file to hold subsets of memory
    - (in a local, fast memory)
  - Has ALU to transform local data



Connected to other, peripheral HW Data memory D n-bit 2x1 Fegister file RF

Datapath

# **Basic datapath operations**

- Load: load data from data memory to RF
- **ALU operation:** transforms data by passing one or two RF values through ALU (for ADD, SUB, AND, OR, etc.); data written back to RF
- Store operation: stores RF register value back into data memory
- Each operation can be done in one clock cycle





# The datapath control unit

- D[9] = D[0] + D[1] requires a sequence of four datapath operations:
  - 0: RF[0] = D[0]
  - 1: RF[1] = D[1]
  - 2: RF[2] = RF[0] + RF[1]
  - 3: D[9] = RF[2]

#### • Each operation is an *instruction*

- Sequence of instructions *program*
- Programmable processors decomposing desired computations into processor-supported operations
- Store program in *instruction memory*
- *Control unit* reads each instruction and executes it on the datapath
  - PC: Program counter address of current instruction
  - **IR:** Instruction register current instruction



#### <u>Foreshadowing</u>: What if we want ALU to add, subtract? How do we tell it what to do?

### The datapath control unit

- To carry out each instruction, the control unit must:
  - Fetch Read instruction from instruction memory
  - Decode Determine the operation and operands of the instruction
  - **Execute** Carry out the instruction's operation using the datapath



### The datapath control unit

- To carry out each instruction, the control unit must:
  - Fetch Read instruction from instruction memory
  - Decode Determine the operation and operands of the instruction
  - **Execute** Carry out the instruction's operation using the datapath



#### Datapath + control = programmable processor

Instruction Set – List of allowable instruction in memory, e.g.,

What does this tell you about data memory?

- Load instruction  $-\frac{0000}{r_3r_2r_1r_0}d_7d_6d_5d_4d_3d_2d_1d_0$
- Store instruction  $-\frac{1}{10001}$  r<sub>3</sub>r<sub>2</sub>r<sub>1</sub>r<sub>0</sub> d<sub>7</sub>d<sub>6</sub>d<sub>5</sub>d<sub>4</sub>d<sub>3</sub>d<sub>2</sub>d<sub>1</sub>d<sub>0</sub>
- Add instruction 0010  $ra_3ra_2ra_1ra_0rb_3rb_2rb_1rb_0rc_3rc_2rc_1rc_0$



#### Toward a more detailed, realistic datapath...

- To design the processor, we can begin with a high-level state machine description of the processor's behavior
  - Control unit manages instruction fetch, flow through datapath HW



#### Toward a more detailed, realistic datapath...

• Now, create detailed connections among components



#### Toward a more detailed, realistic datapath...

- Convert high-level state machine description of entire processor to FSM description of controller
  - Use datapath and other components to achieve same behavior



### Be sure you understand the timing!



#### **Assembly code (for 3-instruction processor)**

- Machine code (0s and 1s) hard to work with
- Assembly code uses mnemonics
  - Load instruction-MOV Ra, d
    - specifies the operation RF[a]=D[d].
      - a is # between 0 and 15
      - R0 means RF[0], R1 means RF[1], etc.
      - d is # between 0 and 255
  - • Store instruction MOV d, Ra
    - specifies the operation D[d]=RF[a]
  - • Add instruction—ADD Ra, Rb, Rc
    - specifies the operation RF[a]=RF[b]+RF[c]

Desired program 0: RF[0]=D[0] 1: RF[1]=D[1] 2: RF[2]=RF[0]+RF[1] 3: D[9]=RF[2]

- 0: 0000 0000 00000000
- 1:0000 0001 00000001
- 2:0010 0010 0000 0001
- 3:0001 0010 00001001

- 0: MOV R0, 0
  - 1: MOV R1, 1
  - 2: ADD R2, R0, R1
  - 3: MOV 9, R2

machine code

assembly code

## Important: understand the timing!

 Will the correct instruction be fetched if PC is incremented during the fetch cycle?

 While executing "MOV R1, 3", what is the content of PC and IR at the end of the 1st cycle, 2nd cycle, 3rd cycle, etc.? (assume we're at start of program)

• What if it takes more than 1 cycle for memory read?



#### A 6-Instruction programmable processor

- Let's add three more (useful) instructions:
  - Load-constant instruction  $-0011 r_3 r_2 r_1 r_0 c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0$ 
    - MOV Ra, #c-specifies the operation *RF[a]=c*
  - Subtract instruction  $-0100 ra_3 ra_2 ra_1 ra_0 rb_3 rb_2 rb_1 rb_0 rc_3 rc_2 rc_1 rc_0$ 
    - SUB Ra, Rb, Rc-specifies the operation RF[a]=RF[b] RF[c]
  - Jump-if-zero instruction  $-0101 \operatorname{ra}_3 \operatorname{ra}_2 \operatorname{ra}_1 \operatorname{ra}_0 \operatorname{o}_7 \operatorname{o}_6 \operatorname{o}_5 \operatorname{o}_4 \operatorname{o}_3 \operatorname{o}_2 \operatorname{o}_1 \operatorname{o}_0$ 
    - JMPZ Ra, offset—specifies the operation PC = PC + offset if RF[a] is 0

Instruction	Meaning
MOV Ra, d	RF[a] = D[d]
MOV d, Ra	D[d] = RF[a]
ADD Ra, Rb, Rc	RF[a] = RF[b] + RF[c]
MOV Ra, #C	RF[a] = C
SUB Ra, Rb, Rc	RF[a] = RF[b] - RF[c]
JMPZ Ra, offset	PC=PC+offset if RF[a]=0

TABLE 8.1 Six-instruction instruction set..

TABLE 8.2 Instruction opcodes.

Instruction	Opcode
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101

# **Example program**

Compare the contents of D[4] and D[5]. If equal, D[3] =1, otherwise set D[3]=0.

MOV R0, #1		
MOV R1, 4		
MOV R2, 5		
SUB R3, R1, R2		
JMPZ R3, B1		
SUB R0, R0, R0		
MOV 3. R0		

**B1**:

```
# RF[0] = 1
# RF[1] = D[4]
```

```
# RF[2] = D[5]
```

```
# RF[3] = RF[1]-RF[2]
```

```
# if RF[3] = 0, jump to B1
```

# RF[0] = 0

# D[3] = RF[0]

#### TABLE 8.2 Instruction opcodes.

Instruction	Opcode
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101

#### **Program for the 6-Instruction processor**

#### • Example program:

- Count number of non-zero words in D[4] and D[5]
- Result will be either 0, 1, or 2
- Put result in D[9]

#### TABLE 8.2 Instruction opcodes.

Instruction	Opcode
MOV Ra, d	0000
MOV d, Ra	0001
ADD Ra, Rb, Rc	0010
MOV Ra, #C	0011
SUB Ra, Rb, Rc	0100
JMPZ Ra, offset	0101



### **Modifications to 3-instruction processor**

- Load-constant instruction 0011  $r_3r_2r_1r_0c_7c_6c_5c_4c_3c_2c_1c_0$
- Subtract instruction  $0100 ra_3 ra_2 ra_1 ra_0$  $rb_3 rb_2 rb_1 rb_0 rc_3 rc_2 rc_1 rc_0$
- Jump-if-zero instruction  $0101 ra_3 ra_2 ra_1 ra_0$  $0_7 0_6 0_5 0_4 0_3 0_2 0_1 0_0$



Adding instructions can also mean adding hardware

# Extending the control unit and datapath





#### **Controller FSM for 6-instruction processor**

#### TABLE 8.2 Instruction opcodes.



# HOW "REALISTIC" IS WHAT WE JUST DISCUSSED?

### **ARM7TDMI is real, commodity processor**



http://www.st.com/stonline/products/families/evaluation\_boards/ industrial/factory\_automation/motion\_control/steval-ifn002v1/img/ image\_steval-ifn002v1.jpg

Instruction memory I 0: RF[0]=D[0] 1: RF[1=DT Instruction memory I 2: RF[2]=RF[0]+RF[1] 0: RF[0]=D[0] 3: D[9]=RF[2] 1: RF[1]=D[1] Instruction memory I 2: RF[2]=RF[0]+RF[1] 0: RF[0]=D[0] Data memory D 3: D[9]=RF[2] 1: RF[1]=D[1] D[1]: 102 2: RF[2]=RF[0]+RF[1] PC IR 3: D[9]=RF[2] RF[1]=D[ 1->2 PC IR n-bit RF[1]=D[ 2 2x1 PC IR RF[1]=D[1 2 Controller Register file RF R[1]: ?? → 102 Controller Control unit load" Controller (a) Control unit ALU Fetch (b) Datapath Control unit Decode (C) Execute

The ARM7TDMI core uses a pipeline to increase the speed of the flow of instructions to the processor. This enables several operations to take place simultaneously, and the processing and memory systems to operate continuously.

A three-stage pipeline is used, so instructions are executed in three stages:

- Fetch
- Decode
- Execute.

The instruction pipeline is shown in Figure 1-1.



### **ARM7TDMI is real, commodity processor**



#### Very similar to instruction execution stages just discussed

# Where is it used?

#### **B&N Nook E-Reader**



Fuji xerox DocuPrint C2090FS Colour Printer

**Ugobe Pleo** Dinosaur

#### Microsoft Xbox 360 Wireless **Steering Wheel**



#### Nokia 500 Navigation



ExaDigm XD2100SP Mobile Payment system







Triworks BEAUTY **RF PLUS mod. BRF1** 



#### Over 10 billion units shipped.

http://www.arm.com/products/processors/classic/arm7/arm7tdmi.php

# **Board Discussion #5:** Wrap up, final examples

