# Lecture 05-06 Motivation and Background of MIPS Instruction Set Architecture (ISA) 

## Suggested reading:

(HP Chapter 2.1-2.3 \& 2.5-2.7)
(do not need to read HP Chapter 2.4)

## Fundamental lesson(s)

- Today l'll explain what an ISA in a typical, modern microprocessor looks like
- How memory references are handled/encoded, etc. in the MIPS ISA (our example) are fairly representative of others too (e.g. the ARM ISA).



## Why it's important...

- In this lecture, you'll get a very good sense as to what kind of assembly code is generated when you compile some HLL code
- Later in the semester, I'll show you what HLL code you write can SIGNIFICANTLY impact its execution time
- Should already start to see this in lab
- To really take advantage of this, need to understand how HLL code gets mapped to assembly code + how assembly suggests how HW actually performs a computation


## Quick recap

- Context
- Lecture 01:
- Introduction to the course
- Lectures 02-03:
- Introduction to programmable processors
- (6-instruction + some ARM ISA)
- Lecture 04 (and part of Lecture 05):
- How to quantify impact of design decisions
- Lecture 05: (MIPS ISA)
- Apply / revisit ideas introduced in Lectures 02, 03, but use context of modern ISA
- Use benchmark techniques from Lecture 04 with this material and throughout the rest of the course


## 6-instruction vs. MIPS

Instruction Encoding

## - 6-instruction processor:

 Add $\mathbf{R a}, \mathbf{R b}, \mathbf{R c}$-specifies the operation $R F[a]=R F[b]+R F[c]$
$\square$ MIPS processor:
Assembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:

| B: | 000000 | 00111 | 01000 | 01001 | xxxxx | 100000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D: | 0 | 7 | 8 | 9 | $x$ | 32 |

## A more sophisticated ISA

- Shortcomings of the simple processor
- Only 16 bits for data and instruction
- Data range can be too small
- Addressable memory is small
- Only "room" for 16 instruction opcodes
- MIPS ISA: 32-bit RISC processor

Most modern
microprocessors are
RISC-like including
ARMs

- A representative RISC ISA
- (RISC - Reduced Instruction Set Computer)
- A fixed-length, regularly encoded instruction set and uses a load/store data model
- Used by NEC, Cisco, Silicon Graphics, Sony, Nintendo... - ...and more


## 6-instruction vs. MIPS

$\square$ 6-instruction processor:
Sub instruction: 0111 ra $_{3} \mathrm{ra}_{2} \mathrm{ra}_{1} \mathrm{ra}_{0} \mathrm{rb}_{3} \mathrm{rb}_{2} \mathrm{rb}_{1} \mathrm{rb}_{0} \mathrm{rc}_{3} \mathrm{rc}_{2} \mathrm{rc}_{1} \mathrm{rc}_{0}$
SUB Ra, Rb, Rc-specifies the operation $R F[a]=R F[b]-R F[c]$
$\square$ A MIPS subtract

Machine:

| B: | 000000 | 00111 | 01000 | 01001 | $x x x x x$ | 100010 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| D: | 0 | 7 | 8 | 9 | $x$ | 34 |

6-instruction vs. MIPS


Note:

We'll discuss the specifics of the MIPS ISA in more detail shortly...
...but first, l'll go through a few slides on how MIPS-
like (i.e. RISC) ISAs came to be.


## Instructions Sets

- An instruction set specifies a processor's functionality
- what operations it supports
- what storage mechanisms it has \& how they are accessed
- how the programmer/compiler communicates programs to processor
- ISA: "interface" between HLL and HW
- ISAs may have different syntax (6-instruction vs. MIPS), but can still support same general types of operation (i.e. register-register)


## Instruction Set Architecture

- Instructions must have some basic functionality:
- Access memory (read and write)
- Perform ALU operations (add, multiply, etc.)
- Implement control flow (jump, branch, etc.)
- I.e. to take you back to the beginning of a loop
- Significant difference often how memory, data addressed
- Operand location
- (stack, memory, register)
- Addressing modes
- (computing memory addresses)
- (Let's digress on the board and preview how MIPS does a load)
- (Compare to 6-instruction processor?)


## Example: range of cost implementations



## What makes a good instruction set

- implementability
- supports a (performance/cost) range of implementations
- implies support for high performance implementations
- programmability
- easy to express programs (for human and/or compiler)
- backward/forward compatibility
- implementability \& programmability across generations
- e.g., x86 generations: 8086, 286, 386, 486, Pentium, Pentium

II, Pentium III, Pentium 4...

## Programmability

- a history of programmability
- pre - 1975: most code was hand-assembled
"Programming"
literally sitting
down and
writing machine
code
- 1975-1985: most code was compiled
- but people thought that hand-assembled code was superior
- 1985 - present: most code was compiled
- and compiled code was at least as good as hand-assembly
over time, a big shift in what "programmability" means


## pre-1975: Human Programmability

- focus: instruction sets that were easy for humans to program
- ISA semantically close to high-level language (HLL)
- closing the "semantic gap"
- semantically heavy complex instructions



## The Quadratic Forumla

$$
x=\frac{-b \pm \sqrt{b^{2}-4 a c}}{2 a}
$$

Approach 1:
QUAD Plus X1, a, b, c
QUAD_Minus $\mathrm{X} 2, \mathrm{a}, \mathrm{b}, \mathrm{c}$
or
QUAD X1, X2, a, b, c

Generally requires more specialized HW

## Approach 2:

Mult R1, $\mathbf{b , b}$
Mult R2, a, c Multi R2, R2, 4
Sub R3 R1, R2
Sqrt R3, R3
Mult, R4, a, 2
Mult R5, b, - 1
Add R6, R5, R3
Div R6, R6, R4
\# result 1
Sub R7, R5, R3
Div R7, R7, R4 \# result 2

## Instruction Formats

- fixed length (most common: 32-bits)
- (plus) easy for pipelining (e.g. overlap) and for multiple issue (superscalar)
- don't have to decode current instruction to find next instruction
- (minus) not compact
- Does the MIPS add "waste" bits?

| Operation | Address <br> Field 1 | Address <br> Field 2 | Address <br> Field 3 |
| :--- | :--- | :--- | :--- |

- variable length
- (plus) more compact
- (minus) hard (but do-able) to efficiently decode - (important later)

|  <br> \# of operands | Address <br> Specifier 1 | Address <br> Field 1 |
| :--- | :--- | :--- |

## Present Day: Compiled Assembly

Function:

## MIPS registers



More specifics about:
MIPS instruction syntax
Register usage
NOW: INTRODUCTION TO MIPS ISA

## Board digression

- Programmer visibility
- Procedure calls


## Memory Organization

$\square$ Addressable unit:
$\square$ smallest number of consecutive bits (word length) can be accessed in a single operation
■ Example, n=8, byte addressable


## Effect of Byte Addressing

MIPS: Most data items are contained in words, a word is 32 bits or 4 bytes. Registers hold 32 bits of data

| Word 0 | Byte 0011 | Byte 0010 | Byte 0001 | Byte 0000 | want to read word |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Word 1 | Byte 0111 | Byte 0110 | Byte 0101 | Byte 0100 | of data (4 bytes) |
| Word 2 | Byte 1011 | Byte 1010 | Byte 1001^ | Byte 1000 | To get next data |
| Word 3 | Byte 1111 | Byte 1110 | Byte 1101 | Byte 1100 | word, need to |

$\square 2^{32}$ bytes with byte addresses from 0 to $2^{32-1}$
$\square 2^{30}$ words with byte addresses $0,4,8, \ldots 2^{32-4}$
$\square$ Words are aligned
$\square$ What are the least 2 significant bits of a word address?


## A View from 10 Feet Above

- Instructions are characterized into basic types
- With each type, 32 bits of instruction encoding are interpreted differently...
- Generally a good idea not to have too many types. - Why?
- 3 types of instructions:
- R type
- I type
- J type
- Look at both assembly and machine code


## R-Type: Assembly and Machine Format

R-type: All operands are in registers
Assembly: add \$9, \$7, \$8 \# add rd, rs, rt: RF[rd] = RF[rs]+RF[rt]


Machine:
$\left.\begin{array}{cccccc}\text { B: } & 000000 & 00111 & 01000 & 01001 & x x x x x \\ \text { D: } & 0 & 7 & 8 & 9 & x\end{array}\right] 32$

## R-type Instructions

All instructions have 3 operands
$\square$ All operands must be registers
$\square$ Operand order is fixed (destination first)

- Example:

C code: $\quad A=B-C$;
(Assume that A, B, C are stored in registers s0, s1, s2.)

MIPS code: $\quad$ sub $\$ \mathbf{0} 0, \$ s 1, \$ s 2$
Machine code:Other R-type instructions
■ addu, mult, and, or, sll, srl, ...

## I-Type Instructions - example 1

I-type: one of two source operands is an "immediate value" and the other is in a register; destination = a register

B: 0010001000110010
D: 81718
0000000010000000
128

## I-Type Instructions - example 3

I-type: one of two source operands is an "immediate value" and the other is in a register; destination $=$ a register


## J-Type Instructions

J-type: only one operand: the target address


## Summary of MIPS Instruction Formats

All MIPS instructions are 32 bits (4 bytes) long. R-type:

| 312625 |
| :--- |
| op (6) |

I-Type:
$312625 \quad 2120 \quad 1615$

| Op (6) | rs (5) | rt (5) | Address/Immediate value (16) |
| :---: | :---: | :--- | :--- |

J-type

| 31 |  |
| :--- | :--- |
| Op (6) 25 | Target address (26) |

## Example: Memory Access Instructions

- MIPS is a Load/Store Architecture (a hallmark of RISC)
- Only load/store type instructions can access memory
- Example: $A=B+C$;
- Assume: A, B, C are stored in memory, \$s2, \$s3, and \$s4 contain the addresses of $A, B$ and $C$, respectively.
- Iw \$t0, 0(\$s3) r.
- RF[8]=DM[RF[19]]
- Iw \$t1, 0(\$s4)
- differ not
- add \$t2, \$t0, \$t1
- \# RF[10]=RF[8]+RF[9]
- sw \$t2, 0(\$s2)
- DM[RF[18]]=RF[10]
- sw has destination last
- What is the instruction type of sw?


## More on MIPS ISA

- How to get constants into the registers?
- Zero used very frequently $\Rightarrow$ \$ 0 is hardwired to zero
- if used as an argument, zero is passed
- if used as a target, the result is destroyed
- Small constants are used frequently ( $\sim 50 \%$ of operands) A = A + 5; (addi \$t0, \$t0, 5)
slti \$8, \$18, 10
andi $\$ 29, \$ 29,6$
ori $\$ 29, \$ 29,4$
- What about larger constants?

More Discussion \& Examples


