CSE 30321 - Lecture 13/14 - In Class Handout

For the sequence of instructions shown below, show how they would progress through the pipeline.

For all of these problems:

- Stalls are indicated by placing the code of the stage where the hazard would be discovered in the succeeding square
- We will assume a standard 5 stage pipeline
 - o (IF = Instruction Fetch, ID = Instruction Decode, EX = Execute, M = Memory Access, WB = Write Back)
- Assume that each stage of the pipeline takes just 1 clock cycle to finish.

Example 1:

- Assume that forwarding HAS NOT been implemented
- Assume that you **CANNOT** read and write a register in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Add \$5, \$3, \$4	IF	ID	EX	M	WB												
Add \$6, \$5, \$7		IF	ID	ID	ID	ID	EX	M	w	Add must wait until \$5 written by previous add reads \$5 in ID stage							add;
LW \$7, 0(\$6)			IF	IF	IF	IF	ID	ID	ID	ID	EX	М	WB	add	l; need	d by poles \$6 to	00 –
SUB \$1, \$2, \$3							IF	IF	IF	IF	ID	EX	М	WB		line fu B can'i	
Add \$9, \$7, \$8											IF	ID	ID	ID	EX	M	WB

(Last add must wait for \$7 from LW)

Example 2:

- Let's do the same problem as before, but now assume that forwarding HAS been implemented
- Assume that you CANNOT read and write from the same register in the register file in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
Add \$5, \$3, \$4	IF	ID	EX	М	WB									ailable	at end	ed into I of CC If CC 4	3/	
Add \$6, \$5, \$7		IF	ID	EX	М	WB										• \$5 dir of ALU		
LW \$7, 0(\$6)			IF	ID	EX	М	WB							Lw gets \$6 data directly from output of ALU				
SUB \$1, \$2, \$3				IF	ID	EX	М	WB					No			es on a ctions	any	
Add \$9, \$7, \$8					IF	ID	EX	M	WB				b	etwee write	n mem	from I lory an stage to ALU	d	

Example 3:

- Like Example 2, assume that forwarding HAS been implemented
- Assume that you **CAN** read and write a register in the same clock cycle

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Add \$1, \$6, \$9	IF	ID	EX	M	WB												
Add \$6, \$2, \$4		IF	ID	EX	M	WB											
LW \$7, 0(\$6)			IF	ID	EX	M	WB					that	will be	ction p stored	d in \$7	; even	with
SUB \$1, \$7, \$8				IF	ID	ID	EX	M	WB			ava	ilable	until e at begi	nd of (CC #6	and
Add \$9, \$1, \$8					IF	IF	ID	EX	M	WB							

Example 4:

- Assume that 16% of instructions change the flow of a program
 - o 1 in 6 is about right actually.
 - 4% are unconditional branches
 - Unconditional branches would incur a 3 CC penalty because you would need to calculate a new address
 - 12% are conditional branches
 - 50% of conditional branches are taken
 - 50% of conditional branches are not taken
- What is the impact on performance assuming:
 - N instructions are executed
 - We predict that branches are not taken
 - Seemingly the only way right?
- Well...
 - o 4% of the time we will have a 3 CC penalty
 - Therefore: 0.04 x N x 3 = 0.12 N
 - o 6% of the time we will also have a 3 CC penalty because we guessed wrong
 - i.e. 0.12 x 0.5 x 3 x N = 0.18 N
- If our ideal CPI is 1 we now have...
 - \circ N + 0.3N = 1.3N
- We take a 30% performance hit!

Example 5:

Assume the following:

- 25% of instructions are loads \rightarrow 50% of the time, the <u>next</u> instruction uses the loaded value
- 13% of instructions are stores
- 19% of instructions are conditional branches
- 2% of instructions are unconditional branches
- 43% of instructions are something else

Also...

- You have a 5 stage pipeline with forwarding
- There is a 1 CC penalty if an instruction immediately needs a loaded value
- We have added extra hardware to resolve a jump/branch instruction in the decode stage
 - Therefore, there is just a 1 CC penalty
- 75% of conditional branches are predicted correctly

What is the CPI of our pipeline?

- 0.23 x 0.5 x 1
- = 0.115
- o 23% of the time we have a lw and 50% of those times, we need the result right away
- 0.02 x 1
- = 0.02
- o 2% of the time we have a jump and have a 1 CC penalty
- 0.25 x 0.19 x 1
- = 0.0475
- 25% of the time we guess wrong on our branch and have a 1 CC penalty

Therefore 0.115 + 0.02 + 0.0475 = 0.1825

If our ideal CPI is 1, then our new CPI is 1.1825

Example 6:

- Assume that forwarding HAS been implemented
- We will stall if we encounter a branch instruction
- Branches or Jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LW \$1, 4(\$9)	IF	ID	EX	M	w												
Add \$4, \$1, \$9		IF	ID	ID	EX	M	w							Add	_	ata fro	m lw
Sub \$7, \$4, \$9			IF	IF	ID	EX	M	WB							_	data fr wardin	
BEQ \$2, \$3, X					IF	ID	EX									still wa pipeli	
Add \$9, \$8, \$7																	
And \$4, \$5, \$5																	
X: Add \$4, \$5, \$9								IF	ID	EX	M	WB		aft	er BEC	t Add u I finish compa	nes

Example 7:

- Assume that forwarding HAS been implemented
- We will predict that any branch instruction is **NOT TAKEN**
- Branches or Jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LW \$1, 4(\$9)	IF	ID	EX	M	w												
Add \$4, \$1, \$9		IF	ID	ID	EX	M	w										
Sub \$7, \$4, \$9			IF	IF	ID	EX	M	WB									
BEQ \$2, \$3, X					IF	ID	EX										
Add \$9, \$8, \$7						IF	ID					hov	ever,	nd sta they w il CC 1	ould n	ot cha	nge
And \$4, \$5, \$5							IF					nev harr	/er get n done	this fa e. We de e next	ar so th can kil	nere is I them	no and
X: Add \$4, \$5, \$9								IF	ID	EX	M	W					

Example 8:

- Assume that **forwarding HAS been implemented**
- We will predict that any branch instruction is **TAKEN**
- Branches or jumps are resolved after the EX stage.
- Assume that register \$2 has the value of 0 and \$3 has the value of 0

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LW \$1, 4(\$9)	IF	ID	EX	M	w												
Add \$4, \$1, \$9		IF	ID	ID	EX	M	W										
Sub \$7, \$4, \$9			IF	IF	ID	EX	M	WB									
BEQ \$2, \$3, X					IF	ID	EX										
Add \$9, \$8, \$7																	
And \$4, \$5, \$5																	
X: Add \$4, \$5, \$9						IF	ID	EX	M	w							

Example 9:

For the sequence of instructions shown below, show how they would progress through the pipeline.

Part 1:

- Assume that **forwarding HAS been implemented**
- We will predict that any branch instruction is **NOT TAKEN**
- Branches or Jumps are resolved after the EX stage.
- Assume that register \$8 <u>does not equal</u> \$1 for the 1st Beq instruction Assume that register \$17 <u>does equal</u> \$26 for the 2nd Beq instruction

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
SUB \$1, \$2, \$3	F	D	E	M	W												
Add \$8, \$9, \$10		F	D	E	M	W											
Beq \$1, \$8, X			F	D	E	M	W				Techi	nically, action a	nothing s progr	g done, ressing	but ca	n think jh pipel	of ine
Lw \$7, 0(\$20)				F	D	Е	M	W									
Add \$11, \$7, \$12					F	D	D	¥.	M	w							
Sw \$11, 0(\$24)						F	F	D	E	M ▼	W						
X: Addi \$17, \$17, 1								F	D	E	M	W					
Beq \$17, \$26, Y									F	D	E	M	w				
Sub \$5, \$6, \$7										F	D						
Or \$8, \$5, \$5											F						
Y: Addi \$17, \$17, 1										,		F	D	E	M	w	
Sw \$17, 0(\$10)													F	D	E	M V	W
SUB \$1, \$2, \$3														F	D	E	
Add \$8, \$9, \$10															F	D	

Part 2:

- (i) Assume that this sequence of code is executed 100 times. How many cycles does the pipelined implementation take?
- (ii) How many cycles would this code take in a multi-cycle implementation?
- From Part 1, you can see that it takes 17 clock cycles to execute 12 instructions.
- However, we can start the next "iteration" in clock cycle 14. Therefore, it *really* only takes 13 cycles for each iteration and 17 CCs for the last one.
- Therefore, iterations 1 through 99 take 13 CCs each
 - \circ (13 x 99 = 1287 CCs)
- Iteration 100 takes 17 CCs
- Therefore 1287 CCs + 17 CCs = 1304 CCs
- For the multi-cycle implementation, we have:
 - o 9 instructions that take 4 CCs
 - o 2 instructions that take 3 CCs
 - o 1 instruction that takes 5 CCs
- Therefore, each "iteration" takes: (9x4) + (2x3) + (1x5) = 36 + 6 + 5 = 47 CCs
- If there are 100 iterations, then 4700 CCs are required

Pipelining gives us a speed up of 4700 / 1304 = 3.6 for this implemention

- Little to no extra HW is needed!