

Suggested Readings

• Readings

- H&P: Chapter 5.2 and 5.3

Lecture <u>19</u> Cache Organizations





000

001

010

011

100

101

110

111

101010

101010

35₁₀

1710

24₁₀

2510

There are now just 2

words associated with

each cache block

0										
1		101010	35 ₁₀	24 ₁₀	17 ₁₀	25 ₁₀	A ₁₀	B ₁₀	C ₁₀	D ₁₀

Pattern of accesses: (note different # of bits for offset and index now)

101010 1 000

101010 1 001

101010 1 010

101010 1 011

1.)

2.)

3.) 4.)

Note that there is now more data associated with a given cache block.

However, now we have only 1 bit of index. Therefore, any address that comes along that has a tag that is different than '101010' and has 1 in the index position is going to result in a conflict miss.

100 | 1 2.) 101010 l 24₁₀ 101 | 0 3.) 101010 1710 **25**10 4.) 101010 101 | 1

Address Holds Data

35₁₀

Index Offset

100 | 0


following data words:

Tag

1.) 101010

Assuming that all of these accesses were occurring for the 1st time (and would occur sequentially), accesses (1) and (3) would result in <u>compulsory</u> misses, and accesses would result in hits because of spatial locality. (The final state of the cache is shown after all 4 memory accesses).

Note that by organizing a cache in this way, conflict misses will be reduced. There are now more addresses in the cache that the 10-bit physical address can map too.



110

111

But what about capacity misses?

University of Notre Dame

University of Netro Dome

4.) 10101 | 010 | 11 = 25_{10}^{-1}

(note smaller tag, bigger index)