

CSE 40462 VLSI Design Homework 1 See website for due date.

Note that solutions to odd problems as stated in the book are available at http://www.cmosvlsi.com/solutionsodd.pdf.

Do the following problems based on Chapter 1 in Weste & Harris:



2. 1.6 – this should be a transistor diagram of a single gate, not a combination of simpler NAND/NOR gates.




$$(AB+C)D$$

$$A+C+D$$

$$C-AC$$


$$B-C$$

3. 1.8 – ABC + AB'C' + A'BC' + A'B'C. Implement as one gate that gives the negation of the desired function that then drives an inverter.




4. Draw a transistor diagram for a tri-state 2 input NAND, with 3 inputs labeled A, B, and EN.






5. Draw a transistor diagram for a 4-input inverting multiplexor <u>using transmission</u> gates. Count the number of transistors. Estimate how many transistors you would need if you only used 2 or 1 input gates as in slide 34 of lecture "Circuits-B", or built a compound mux as in slide 36.



 Draw a diagram like Fig. 1.32(b) for a positive-edge-triggered-sensitive JK flip flop where J and K are inputs and the flip flop has functions as follows. Also count the total number of transistors you would need.


J input	K input	Q next
0	0	Q
0	1	0
1	0	1
1	1	~Q



AlTernative
INPUT TO MASTER

JQ+KP






Α	В	N1	N2	N3	P1	P2	Р3	Z
Hi	Hi	ON	ON	OFF	OFF	OFF	ONI	
Hi	Low	DEF	AND	DN	DV	DEF	17-1-	1
Low	HI	IN	DIFF	ON.	OFF	ON	DFF	2
Low	Low	OFF	AFF	101	ON	DN	DEF	0

8. Design a 3-input multiplexer with data inputs A, B, and C and control inputs SO and S1 that select inputs as defined in the table below, with two implementations:

		CHUCO
S0	S1	Y=Output
0	(0)	~B
0	1	~B
1	0	~C
1	1	~A

- As a set of transmission gates with an inverter on the output
- As a single complementary gate

Assume both ~S0 and ~S1 are available.



Spoints each

- 9. Estimate the number of transistors needed for 4-bit adders in each of the following:
 - 1. A 4-bit ripple adder based on Fig. 11.11
 - 2. A 4-bit adder using generates and propagates based on Fig. 11.14
 - 3. A 4-bit carry-skip adder based on Fig. 11.20

To Tal 123T

For each case, indicate how you decided to estimate each block, i.e. converted each logic gate as shown into an equivalent CMOS gate (you may need extra inverters), or converted various collections of logic gates into specially designed complementary circuits. For now don't worry about delay (later). A valid answer is a correct answer – however, I'll tabularize the results of different designs so we can see who came up with the "minimal" design.

1. You could use either a) or 6). In either cuse you could use any of The designs on previous eg. Usins 11.11a) + Fis 11.3 you'd have 4 FAz OF 16T + 10T -26Teach = 104T IF you add inverters Toget A, B, Exy That's 24T Mule 2. IF you JUST 4554ME # XOR2 8T - 8 of Them = 24T 136 10T (could save a bit by deleting tooks)
4 of Them 24T + INVERTORS (may not all be needed) Fur 11.20 3. 4INDAT AND = 8T +2T (INV) = NAND = 4T 11.20 TAKES 15+10 +4 +2.3 = 35T Also need 6, This 64 de P, -Pu Fig 11.12 Shows That on top 88T

- 10. Design a barrel shifter for 4-bit numbers that can shift 0, 1, 2, or 3 places optionally either left or right and optionally either 0 fill or circular shift, and estimate the number of transistors. Try to find a design with a minimal number of transistors. Assume as inputs:
 - A₃, A₂, A₁, and A₀ are input bits
 - Y₃, Y₂, Y₁, and Y₀ are input bits
 - S₁, and S₀ are the shift values
 - D is 1 for left and 0 for right
 - F is 0 for fill with 0s and 1 for circular fill

