


CSE 40462/CSE 60462/EE 40462/EE 60462
VLSI Design


Note that solutions to odd problems as stated in the W&H book are available at <http://www.cmosvlsi.com/solutionsodd.pdf>.

- 20
- 20
- 10
- 10
- 30
1. For a $0.5\ \mu\text{m}$ process NMOS transistor: $W = 5\ \mu\text{m}$, $L = 0.5\ \mu\text{m}$, $t_{\text{ox}} = 8\ \text{nm}$, and the electron mobility is $350\ \text{cm}^2/\text{Vs}$. The threshold voltage is $0.7\ \text{V}$. Plot I_D vs. V_{DS} for $V_{GS} = 0, 1, 2, 3, 4$ and $5\ \text{V}$. (This is similar to W&H problem 2.1.) (You might try Excel for this.)
 2. W&H problem 2.2.
 3. W&H problem 2.4.
 4. Repeat W&H 2.4 using a gate dielectric of HfO_2 which has a relative permittivity, ϵ_r , of 25, and a dielectric thickness of $5\ \text{nm}$. (Hafnium dioxide is one of several new high permittivity gate dielectrics being used in sub-90 nm processes to increase gate thickness.)
 5. Consider the following circuit:




Assume that transistor m0 has characteristics of the $0.18\ \mu\text{m}$ CMOS transistor shown in class, i.e. $L = 0.18\ \mu\text{m}$, $W = 1\ \mu\text{m}$ and $V_{DD} = 1.8\ \text{V}$. (The class notes will be on the class web site so you can print additional copies of the transistor characteristics.) R_0 is a $3.6\ \text{k}\Omega$ resistor.


- 10
- 10
- 5
- 5
- a. Plot V_{out} versus V_{in} .
 - b. Plot I_D versus V_{in} .
 - c. At what V_{in} is the peak current?
 - d. What is the minimum output voltage?



This uses $\mu_{n,m} = 80 A^{\circ}$



(a)



(b)

2.2 In (a), the transistor sees $V_{gs} = V_{DD}$ and $V_{ds} = V_{DS}$. The current is

$$I_{DS1} = \frac{\beta}{2} \left(V_{DD} - V_t - \frac{V_{DS}}{2} \right) V_{DS}$$

(a)s transistor is 2X
length of (b)s.
Thus $\beta(a)$ is $\frac{1}{2} \beta(b)$

In (b), the bottom transistor sees $V_{gs} = V_{DD}$ and $V_{ds} = V_1$. The top transistor sees $V_{gs} = V_{DD} - V_1$ and $V_{ds} = V_{DS} - V_1$. The currents are

$$I_{DS2} = \beta \left(V_{DD} - V_t - \frac{V_1}{2} \right) V_1 = \beta \left((V_{DD} - V_1) - V_t - \frac{(V_{DS} - V_1)}{2} \right) (V_{DS} - V_1)$$

Bottom Transistor

Top Transistor

get
This
For For
90%

Solving for V_1 , we find

$$V_1 = (V_{DD} - V_t) - \sqrt{(V_{DD} - V_t)^2 - \left(V_{DD} - V_t - \frac{V_{DS}}{2} \right) V_{DS}}$$

Substituting V_1 into the I_{DS2} equation and simplifying gives $I_{DS1} = I_{DS2}$.

Note: $V_1 \neq V_{DS}/2$, even when $V_{DD} = V_{DS}$ (KEY QUESTION - WHY????)

Examples for 65nm tech:

VDD	1	VDD	1.3
VDS	1	VDS	1
Vt	0.3	Vt	0.3
V1	0.161484	V1	0.292893
IDS1/Beta	0.1	IDS1/Beta	0.25
IDS2Lower/Beta	0.1	IDS2Lower/Beta	0.25
IDSUpper/Beta	0.1	IDSUpper/Beta	0.25

$$C = \epsilon_r \epsilon_0 \frac{L}{t_{ox}} W$$

"permicron" is per μ of width
 $= \epsilon_r \epsilon_0 L / t_{ox}$

2.3, 2.4 H&W 2.2

$$C_{\text{permicron}} = \epsilon_r \epsilon_0 L / t_{ox}$$

Remember the units!

$$\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$$

$$10 \text{ \AA} = 1 \text{ nm} = 0.001 \mu\text{m}$$

$$1 \text{ fF} = 10^{-15} \text{ F}$$

	2.3	2.4
L	90	90 nm
t _{ox}	1.6	5 nm
permittivity	3.9	25
C _{permicron}	1.94E-15	3.98E-15 F/micron
C _{permicron}	1.94	3.98 fF/micron
ϵ_0	8.85E-14 F/cm	
	$= 8.85 \times 10^{-18} \text{ F}/\mu\text{m}$	

~~$$3.9 \times 8.85 \times 10^{-14} \text{ F/cm} \times 90 \times 10^{-7} \text{ cm}$$

$$1.6 \times 10^{-7} \text{ cm} = 1.6 \times 10^{-7} \text{ cm}$$~~

Need to place L and t_{ox} in same units (so they cancel + ϵ_0 in F/ μ or fF/ μ is more typical)

#2

$$3.9 \times 8.85 \times 10^{-18} \text{ F}/\mu\text{m} \times \frac{90 \text{ nm}}{1.6 \text{ nm}}$$

$$= 1.941 \times 10^{-15} \text{ F}/\mu\text{m} = 1.941 \text{ E}^{-15} \text{ F}/\mu\text{m}$$


OR 1.94 fF/ μ m

#3 t_{ox} = 5 nm $\epsilon_r = 25$

$$25 \times 8.85 \times 10^{-18} \text{ fF}/\mu\text{m} \times \frac{90 \text{ nm}}{5 \text{ nm}}$$


$$= 3.98 \text{ fF}/\mu\text{m}$$

0.18 um NMOS Characteristic





- $V_{gs} = 0.6$
 - $V_{gs} = 0.8$
 - $V_{gs} = 1.0$
 - $V_{gs} = 1.2$
 - $V_{gs} = 1.4$
 - $V_{gs} = 1.6$
 - $V_{gs} = 1.8$
 - V_{gsat}
 - - - $V_{gs} = V_{ds}$
- $L = 0.18$
 $W = 1.00$
 $W/L = 5.56$
 $R_{\theta} = 318K$

2.5



At $V_{ds} = 0$, 1.8V dropped over 3.6K R.
 $I_{ds} = 1.8/3.6 = 0.5\text{ma}$
 At $V_{ds} = 1.8$, no drop across R. $I_{ds} = 0$.
 V_{ds} and I_{ds} MUST! Be on red line.

V_{in}	V_{out}	I_D
0	1.8	0
0.6	1.75	30
0.8	1.45	110
1	1.1	195
1.2	0.75	280
1.4	0.55	340
1.6	0.45	375
1.8	0.4	390



2c. Max current at $V_{in} = V_{dd} = 1.8\text{V} = 390\mu\text{A}$

2d. Min V_{out} at same $V_{in} = \sim 0.4\text{V} \sim 0.4\text{V}$