


CSE 40462/CSE 60462/EE 40462/EE 60462
VLSI Design


Note that solutions to odd problems as stated in the W&H book are available at <http://www.cmosvlsi.com/solutionsodd.pdf>.

- 20* 1. For a 0.5 μm process NMOS transistor: $W = 5 \mu\text{m}$, $L = 0.5 \mu\text{m}$, $\text{tox} = 8 \text{ nm}$, and the electron mobility is $350 \text{ cm}^2/\text{Vs}$. The threshold voltage is 0.7 V. Plot I_D vs. V_{DS} for $V_{GS} = 0, 1, 2, 3, 4$ and 5V. (This is similar to W&H problem 2.1.) (You might try Excel for this.)
- 20* 2. W&H problem 2.2.
- 10* 3. W&H problem 2.4.
- 10* 4. Repeat W&H 2.4 using a gate dielectric of HfO_2 which has a relative permittivity, ϵ_r , of 25, and a dielectric thickness of 5 nm. (Hafnium dioxide is one of several new high permittivity gate dielectrics being used in sub-90 nm processes to increase gate thickness.)
- 30* 5. Consider the following circuit:




Assume that transistor m_0 has characteristics of the 0.18 microns CMOS transistor shown in class, i.e. $L = 0.18 \text{ microns}$ $W = 1 \text{ micron}$ and $V_{DD} = 1.8 \text{ V}$. (The class notes will be on the class web site so you can print additional copies of the transistor characteristics.) R_0 is a 3.6 kohms resistor.


- 10* a. Plot V_{out} versus V_{in} .
- 10* b. Plot I_D versus V_{in} .
- 5* c. At what V_{in} is the peak current?
- 5* d. What is the minimum output voltage?



This uses $g_{nm} = 80 \text{ A}^{\circ}$



(a)



(b)

2.2 In (a), the transistor sees $V_{gt} = V_{DD}$ and $V_{ds} = V_{DS}$. The current is

$$I_{DS1} = \frac{\beta}{2} \left(V_{DD} - V_t - \frac{V_{DS}}{2} \right) V_{DS}$$

(a)s transistor is $2X$ length of (b)s.
Thus $\beta(a)$ is $\frac{1}{2} \beta(b)$

In (b), the bottom transistor sees $V_{gs} = V_{DD}$ and $V_{ds} = V_1$. The top transistor sees $V_{gs} = V_{DD} - V_1$ and $V_{ds} = V_{DS} - V_1$. The currents are

$$I_{DS2} = \beta \left(V_{DD} - V_t - \frac{V_1}{2} \right) V_1 = \beta \left((V_{DD} - V_1) - V_t - \frac{(V_{DS} - V_1)}{2} \right) (V_{DS} - V_1)$$

Bottom Transistor	Top Transistor
-------------------	----------------

get
this
For for
90%

Solving for V_1 , we find

$$V_1 = (V_{DD} - V_t) - \sqrt{(V_{DD} - V_t)^2 - \left(V_{DD} - V_t - \frac{V_{DS}}{2} \right) V_{DS}}$$

Substituting V_1 into the I_{DS2} equation and simplifying gives $I_{DS1} = I_{DS2}$.

Note: V₁ ≠ V_{DS}/2, even when V_{DD} = V_{DS} (KEY QUESTION – WHY????)

Examples for 65nm tech:

VDD	1	VDD	1.3
VDS	1	VDS	1
Vt	0.3	Vt	0.3
V1	0.161484	V1	0.292893
IDS1/Beta	0.1	IDS1/Beta	0.25
IDS2Lower/Beta	0.1	IDS2Lower/Beta	0.25
IDSUpper/Beta	0.1	IDSUpper/Beta	0.25

$$C = \epsilon_r \epsilon_0 L / t_{ox} W$$

"permicron" is per μ of width
 $= \epsilon_r \epsilon_0 L / t_{ox}$

2.3, 2.4 H&W 2.2	2.3	2.4	
$C_{\text{permicron}} = \epsilon_r \epsilon_0 L / t_{ox}$	90	90	nm
Remember the units!	1.6	5 nm	
$\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$	permittivity	3.9	25
$10\text{A}^\circ = 1\text{nm} = 0.001\text{um}$	Cpermicron	1.94E-15	3.98E-15 F/micron
$1\text{fF} = 10^{-15}\text{F}$	Cpermicron	1.94	3.98 fF/micron
	e0	8.85E-14 F/cm	
		$= 8.85 \times 10^{-10} \text{ F}/\mu\text{m}$	A°

~~$$3.9 \times 8.85 \times 10^{-14} \text{ F/cm} \times 90 \times 10^7 \text{ cm}$$

$$1.6 \times 10^7 \text{ nm} = 1.6 \times 10^{-7} \text{ cm}$$~~

Need to place L and t_{ox} in same units Go They
cancel + ϵ_0 in F/μ or fF/μ is more
Typical

#2

$$3.9 \times 8.85 \times 10^{-10} \text{ F}/\mu\text{m} \times \frac{90 \text{ nm}}{1.6 \text{ nm}}$$


$$= 1.941 \times 10^{-10} \text{ F}/\mu\text{m} = 1.941 \times 10^{-15} \text{ F}/\mu\text{m}$$

or 1.94 fF/ μ m


#3 $t_{ox} = 5\text{nm}$ $\epsilon_r = 25$

$$25 \times 8.85 \times 10^{-3} \text{ fF}/\mu\text{m} \times \frac{90 \text{ nm}}{5 \text{ nm}}$$

$$= 3.98 \text{ fF}/\mu\text{m}$$



2.5



2c. Max current at $V_{in} = V_{dd} = 1.8\text{V}$ $= 390 \mu\text{A}$

2d. Min V_{out} at same V_{in} $\approx 0.4\text{V}$ $\sim 0.4\text{V}$