



Homework 7: Logical Effort

1. Book: 4.4 Worst case parasitic delay Elmore model for n-input NOR gate



$$\text{Total of } 2N + N-1C \\ \text{on } Y = 3N$$

Worst case Fall Time: $I_1 - I_N$ all at 0
 I_N goes from 0 to 1




Elmore model delay

$$R \times \left(\sum_{i=1}^{N-1} 2NC + 3NC \right) = R(2N^2C + NC) \\ = (2N^2 + N)RC$$

Worst Case Rise Time

$I_1 - I_{n-1}$ at $\phi = \frac{\pi}{2}$

I_N goes from 1 to 0



$$\underbrace{\frac{R}{N} \cdot \frac{2NC}{T} + \frac{2}{N} \cdot \frac{2NC}{T} + \dots + \frac{(N-1)R}{N} \cdot \frac{2NC}{T} + R \cdot \frac{3NC}{T}}$$

$$= R C (1 + \dots + N-1) + 3NRC$$


$$= R C \left(\frac{(N-1)N}{2} \right) + 3NRC$$

$$= RC(N^2 - N) + 3NRC$$


$$= RC(N^2 + 2N)$$

Fall Time is worst


202. Fig. 1.18 in the book (p. 12) shows a compound gate. Do the same for this circuit as for Problem 1.



Fall Time: assume $A, C = 1, D = 0$; B goes from 0 to 1



To get γ_{sum}




$$\frac{R}{2} \times 2C + \left(\frac{R}{2} + \frac{R}{2}\right) 14C = 15RC$$

Rise Time: assume $A = 0$

$$\beta = 0$$

$$\beta = 1$$

C goes from 1 to ϕ



$$\frac{2R}{4} \cdot 4C + \frac{4R}{4} (16C) = 18RC$$


So Rise Time is worse here

Rise Time: assume $A = 0$

$$\beta = 0$$

$$\beta = 1$$

C goes from 1 to ϕ




$$\frac{2R}{4} \cdot 4C + \frac{4R}{4} (16C) = 18RC$$

So Rise Time is worse here

Alternative Worst Case Falling


$A, C, D = 0 \rightarrow 1$ (CD)



$$\frac{R}{2} \times 2C + R(12 + 80)C = 21C$$


Worst Case RISING

$A, C, D = 0 \rightarrow 1$, $B, D = 0$



$$\frac{R}{2} 8C + R 16C = 20RC$$

- 20 3. Build an Elmore model for both rise and fall times for a 3 input NAND as described in Fig. 4.7 on page 148 driving 10 invertors sized as in Fig. 4.6 (i.e. p has a k of 2, n type has a k of 1).



Rise Time - one of p's turns on, one n turns off
- worst case is if A + B are left on

$$\begin{aligned} & \text{Rise Time: } \frac{2Rk}{2} \cdot \frac{Y}{T} = \frac{R}{T} 30C + 9C \\ & \text{Fall Time: } \frac{R/3}{T} + \frac{n/3}{T} = \frac{R}{T} 3C + \frac{n}{T} 3C \\ & = 45C \end{aligned}$$

$45RC$


Fall Time: worst if C is last to switch on

$$\frac{n/3}{T} + \frac{R/3}{T} + \frac{n/3}{T} = \frac{R}{T} 3C + \frac{n}{T} 3C$$

$$\frac{R}{3} 3C + \frac{2R}{3} \cancel{\frac{1}{T}} C + \frac{n}{3} 3C = 42RC$$

4. Book. Book: 4.5 but for a 3 input NOR and compare to a 3 input nand as in Fig. 4.21

For a 3 input NOR, $p=3$ and $g=7/3$ from tables.



5. Book 4.6

Unit inverter has 3 units of capacitance (2 from pmos, 1 from nmos). For 4X inverter nmos is now 4 and pmos is $2 \times 4 = 8$ for a total of 12.

Changing the size does not change the logical effort or parasitic delay from that of the 1X

6. Book 4.8

Drive is defined as C_{in}/g ,

- For unit inverter g is 1, C_{in} is 3 units (page 159), and $C_{in}/g = 3/1=3$. This corresponds to "1 unit of drive" For 4x unit cap g unchanged, C_{in} is 4, making $x=4/1=4$
- NAND2 has a g of $4/3$. If the NAND also has 3 units of input cap, then $C_{in}/g = 3/4/3 = 9/4$. But if a "unit inverter with a C_{in}/g of 3" has unit drive, then this inverter is $9/4/3 = 3/4$ units of drive.