Name: $\qquad$
I acknowledge this exam has been taken under all aspects of the ND Honor Code.

CSE 462 VLSI Design: Exam \#2
Nov. 12, 2018

- SIGN YOUR NAME!!!!!!
- Open book and notes, but no cell phones, or communications with or help from others. The use of a computer for calculations or access to the course web site or notes is allowed. All other aspects of the ND Honor code apply.
- Do all problems. Deadline is my mailbox in 384 Fitz by 5pm Friday. Nov. 14.
- Show all you work in the spaces supplied, including equations that you may have used
- Show units on your final answers to numerical questions.

| 1: Mult Choice | 20 |  |
| :--- | :--- | :--- |
| 2: IV Curves | 15 |  |
| 3: Invertor | 15 |  |
| 4:Verilog States | 10 |  |
| 5:Verilog <br> Structural | 10 |  |
| 6:Memory | 10 |  |
| 7:Delay | 20 |  |
| Total Score | 100 |  |

1. (20 pts. -2 pt each) Fill in the best answer for each statement. Remember units!
a) $\qquad$ What part of a memory circuit must detect small voltage changes (A) array, (B) precharge circuits, (C) row decoders, (D) sense amps, (E) Other.
b) $\qquad$ Approximately, how many transistors would you expect in the bit cells of an SRAM memory with 16 K words of 64 bits each.
c) $\qquad$ Which is the densest type of memory, SRAM, DRAM, or ROM?.
d) $\qquad$ For the invertor on right where the ptype on top has its gate tied to Vout, write an equation for the relationship between $\mathrm{V}_{\mathrm{dsp}}$ and $\mathrm{V}_{\text {out }}$
e) $\qquad$ For the same invertor, write an equation for $\mathrm{Vggs}_{\mathrm{gsp}}$ from the pmos perspective (i.e. NOT Vgsp $=$ Vout).
f) $\qquad$ For the same invertor, write an equation for the relationship between
 $\mathrm{I}_{\mathrm{dsn}}$ and $\mathrm{I}_{\mathrm{dsp}}$
g) $\qquad$ Approximately what is the gate capacitance of a 90 nm ntype transistor of double width (you might want to review section 2.3.1).
h) $\qquad$ For the same transistor, assuming the gate oxide thickness is 15 A (remember $1 \mathrm{~A}=1 \mathrm{E}-8$

i) $\qquad$ For the same transistor, what is the saturation current for a Vgs of 1 V .
j) $\qquad$ Assuming a unit 65 nm transistor has $\mathrm{R}_{\text {eff }}$ of 10 K and $\mathrm{C}=0.1 \mathrm{fF}$, compute the delay in picoseconds for an inverter where the n-type transistor has a width of 3 (and the p-type is 6 ), and the load is 81C.

Name $\qquad$
2. ( 15 pts ) The plot below shows an NMOS transistor IV characteristics. The body is connected to the source...


a) $(3 \mathrm{pt})$ Label the regions of the graph.
b) (2pt) What do you think the dotted line represents and how was it computed?
c) (3pt) Draw a load line for a pullup resistor of 2.5 K ohms and label it " 2.5 K ".
d) $(1 \mathrm{pt})$ $\qquad$ For the above, what Vgs is needed to result in a Vds of 2.5 V
e) $(1 \mathrm{pt})$ $\qquad$ For the above what is the matching Ids.
f) $(2 \mathrm{pt})$ $\qquad$ What pullup resistor is needed so a Vgs of 2.5 V gives a Vds of 2.5 V ? Show calculations here and draw a load line.
g) $(3 \mathrm{pt})$ $\qquad$ What is the effective resistance of this transistor when in on state? Show work

Name $\qquad$
3. ( 15 pt ) Consider a CMOS inverter from the AMI 0.6 um process where the P type is 4 X wider than the N type. The following is an overlay of the N and P type IVs from the spreadsheet. The solid lines are for the n type, the dashed for the p-type.
a) (5pt) Fill in the Vout vs Vin characteristics. (Circle the points on the graph you used to get these)
b) $(5 \mathrm{pt})$ Fill in the table of Ids vs Vin characteristics .
c) $(2 \mathrm{pt})$ What is the max current? $\qquad$ uA
d) (3pt) Estimate the value of Vin that represents the dividing point between an output of " 1 " vs a " 0 ".


| Vin | Vout | Ids |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 2.5 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |

Name
4. (10pt) Verilog State Machine: Complete (in Verilog, not System Verilog or any other derivative) the code for the following state machine (modeled roughly off of a pedestrian-street crosswalk).

```
Module crosswalk(input clk, r, b, p, output [4:0] q);
parameter RS = 5'b10010;
parameter GS = 5'b00110;
parameter YS = 5'b01010;
parameter RW = 5'b10001;
```



Name
5. (10pt) Create a structural model of a 3bit by 3bit unsigned multiplier array as discussed in book Section 11.9, especially Figs. 11-74 and 11-75. Define and then use two modules and ( $a, b, c$ ) that returns in c the logical and of bits a and b, and add1 ( $a, b$, cin, sum, cout) that takes in bits $a, b$, and cin and returns in sum the 1 bit addition of bits $a, b$, and $c$ and in cout the carry out of the sum. Call your final module mult $3 \times 3(a, b, c)$ where $a$ and $b$ are 3 bits and $c$ is 6 bits.

Name
6. (10 points) Memory: Assume you have a memory block with the following characteristics:

- The array of memory cells has $\boldsymbol{R}$ rows and $\boldsymbol{C}$ columns of memory cells (note we are talking about $\mathbf{C}$ columns of bit cells, not necessarily C bit lines).
- Each memory cell takes $\boldsymbol{B}$ transistors
- Bit line precharge logic requires $\boldsymbol{P}$ pmos transistors per column
- The read sense amps requires $\boldsymbol{S}$ transistors per column
- The write logic takes $\boldsymbol{W}$ transistors per column
- Row decoders require $\boldsymbol{D}$ transistors per row for decoding
- Column demultiplexing for reads takes $\boldsymbol{M}$ bits from the array to each of $\mathrm{C} / \mathrm{M}$ output bits, with $\boldsymbol{X}$ transistors for each multiplexer (pass transistors driving an inverter)
Assume that where appropriate parameters are all well-behaved powers of two so divisions are even.
a) (4pt) Develop below an equation for the total number of transistors in the memory block
b) $(6 \mathrm{pt})$ Fill in the table below for 3 different types of memory.

|  | NOR ROM Mask <br> Programmable | Dual ported SRAM Reg <br> File (1 Read, 1Write) | DRAM |
| :---: | :---: | :---: | :---: |
| Reference Figs. From book | 12.52 | $\mathbf{1 2 . 1 8 , 1 2 . 2 3 , 1 2 . 2 8 \mathrm { c }}$ | 12.41, |
| R rows | 2 K | 16 | 0.5 K |
| C columns | 256 | 32 | 2 K |
| \# of output bits from memory <br> block (after demux) | 128 | 326 |  |
| \# of actual bit lines |  |  |  |
| Transistors per memory cell <br> (B) |  |  |  |
| Total memory cell <br> transistors | 4 | 8 | 4 |
| Precharge transistors per <br> array column (P) |  |  | 4 |
| Sense amp transistors per <br> array column (S) |  |  | 4 |
| Transistors per column for <br> write (W) |  |  |  |
| Transistors for column <br> demultiplexing (X) |  |  |  |
| Total support transistors <br> with the columns |  |  |  |
| Transistors for each row for <br> decoding (D) |  |  |  |
| Total transistors outside of <br> the array |  |  |  |
| Total transistors in memory <br> block |  |  |  |

Name $\qquad$
7. (20pt) Consider the tri-state NAND below (i.e. if EN is high, output is NAND of A\&B; if EN low, output is floating. Assume EN and $\sim E N$ always track). Show work.
a) (3pt) Label each transistor with a size which would allow the circuit to source or sink a minimum of $\underline{4}$ times as much current as a minimum sized conventional inverter through its output Y .
b) $\qquad$ (1pt) What is the input capacitance on A or B ?
c) $\qquad$ (1pt) What is the input capacitance on $\sim E N$ ?
d) (3pt) Fill in the stick figure to help with the following
e) (3pt) Draw ALL load and diffusion capacitances, and label them with their relative capacitance. Mark with an " $x$ " any of these capacitances that can be ignored. Mark with a "*" any that are uncontacted. Use your stick figure to aid in this.
Now assume there are $\mathbf{1 0}$ such tri-states whose Ys are all tied together (common in bus-based designs) You may assume that the designers "guarantee" that only one tri-stated gate is enabled at the same time (i.e. all others have their EN low).
f) ( 1 pt ) $\qquad$ What is the effective load capacitance on the one enabled gate?
g) $(4 \mathrm{pt})$ $\qquad$ Draw an RC model to estimate the worst case fall time for this one enabled gate. Specify what you believe this is in terms of input transitions..
h) ( 4 pt ) $\qquad$ Do the same to find the worst case rise time.


Blank Page to use if needed. Indicate which problem.

