

	Ou	tline: Circuits							
	Lecture A								
	 Physics, EE 101 								
	 Semiconductors 								
	 CMOS Transistors 	S							
	Lecture B								
	– NMOS Logic								
	 CMOS Gate Design 								
	– Adders								
	 Multipliers 								
	Lecture C								
	 Pass Transistors 								
	 Tri-states 								
	 Multiplexors 								
	 Latches 								
	 Barrel Shifters 								
Circ	cuits-B	CMOS VLSI Design	Slide 2						





























































A PARA												
						У ₅ х ₅	У ₄ х ₄	y ₃ x ₃	У ₂ х ₂	У ₁ х ₁	У ₀ х ₀	Multiplicand Multiplier
						x ₀ y ₅	x_0y_4	x_0y_3	x_0y_2	x ₀ y ₁	x ₀ y ₀	
					x_1y_5	x_1y_4	x_1y_3	x_1y_2	x ₁ y ₁	x_1y_0		
				x ₂ y ₅	x ₂ y ₄	x_2y_3	x_2y_2	x ₂ y ₁	x_2y_0			Partial
			x ₃ y ₅	x ₃ y ₄	x_3y_3	x ₃ y ₂	x ₃ y ₁	x_3y_0				Products
		x_4y_5	x_4y_4	x_4y_3	x_4y_2	x_4y_1	$x_4y_0\\$					
	x ₅ y ₅	x ₅ y ₄	x_5y_3	x_5y_2	x ₅ y ₁	x_5y_0						
P ₁₁	p ₁₀	p ₉	p ₈	p ₇	p ₆	р ₅	p ₄	p ₃	p ₂	P ₁	p ₀	Product
	Сору	right ©	2011 P	earson	FIGU Educa	RE 11 tion, In CMG	.72 F c. Publi DS VLS	Partial ishing a I Desig	produ as Pear	cts son Ad	dison-We	lesley



