

# Introduction to CMOS VLSI Design

## Circuits Lecture B

**Peter Kogge**  
University of Notre Dame  
Fall 2015,2018


Based on material from  
Prof. Jay Brockman, Joseph Nahas: University of Notre Dame  
Prof. David Harris, Harvey Mudd College  
<http://www.cmosvlsi.com/coursematerials.html>

## Outline: Circuits

- ❑ Lecture A
  - Physics, EE 101
  - Semiconductors
  - CMOS Transistors
- ❑ **Lecture B**
  - ***NMOS Logic***
  - ***CMOS Inverter and NAND Gate Operation***
  - ***CMOS Gate Design***
  - ***Adders***
  - ***Multipliers***
- ❑ Lecture C
  - Pass Transistors
  - Tri-states
  - Multiplexors
  - Latches
  - Barrel Shifters

# MOS Transistors as Switches

- ❑ View MOS transistors as electrically controlled switches
- ❑ Voltage at gate controls path from source to drain





Circuits-B

CMOS VLSI Design

Slide 3

# NMOS Inverter

A	Y
0	
1	



### Questions:

- How to make  $R$ ?
- What is current when  $A=1$ ?
- What is power when  $A = 1$ ?


Circuits-B

CMOS VLSI Design

Slide 4

## An NMOS Gate

A	B	Y
0	0	
0	1	
1	0	
1	1	



What is logic function?


Circuits-B

CMOS VLSI Design

Slide 5

## Another NMOS Gate

A	B	Y
0	0	
0	1	
1	0	
1	1	




What is logic function?

Circuits-B

CMOS VLSI Design

Slide 6

## What About Now?



**What is logic function?**

Circuits-B

CMOS VLSI Design

Slide 7

## NMOS Take-Aways

- Input voltages turn N-types either on or off
- Series transistors produce “AND”
- Parallel transistors produce “OR”
- Need to implement resistors separately
- Significant static power



Circuits-B

CMOS VLSI Design

Slide 8

## CMOS Inverter

A	Y
0	
1	





Circuits-B

CMOS VLSI Design

Slide 9

## CMOS NAND Gate

A	B	Y
0	0	
0	1	
1	0	
1	1	





Circuits-B

CMOS VLSI Design

Slide 10

## CMOS NOR Gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0




Circuits-B

CMOS VLSI Design

Slide 11

## 3-input NAND Gate



- Y pulls low if ALL inputs are 1
- Y pulls high if ANY input is 0

Circuits-B

CMOS VLSI Design

Slide 12


# General CMOS Gates

CMOS VLSI Design

## Complementary CMOS

### □ Complementary CMOS logic gates

- nMOS *pull-down network*
- pMOS *pull-up network*
- a.k.a. **static CMOS**



	Pull-up OFF	Pull-up ON
Pull-down OFF	Z (float)	1
Pull-down ON	0	X (crowbar)


Circuits-B

CMOS VLSI Design

Slide 14

## Series and Parallel

- ❑ nMOS: 1 = ON
- ❑ pMOS: 0 = ON
- ❑ **Series:** both must be ON
- ❑ **Parallel:** either can be ON




Circuits-B

CMOS VLSI Design

Slide 15

## Conduction Complement

- ❑ Complementary CMOS gates always produce 0 or 1
- ❑ Ex: NAND gate
  - Series nMOS:  $Y=0$  when both inputs are 1
  - Thus  $Y=1$  when either input is 0
  - Requires parallel pMOS
- ❑ Rule of Conduction Complements
  - Pull-up network is structural opposite of pull-down
  - Parallel  $\rightarrow$  series, series  $\rightarrow$  parallel



Circuits-B

CMOS VLSI Design


Slide 16



## Compound Gates

□ **Compound gates can do any inverted function**

□ **Ex:**  $Y = \overline{AB + CD}$  AND-OR-INVERT, AOI22



Circuits-B

CMOS VLSI Design

Slide 17

## Example: O3AI

□  $Y = \overline{(A + B + C)D}$


Circuits-B

CMOS VLSI Design

Slide 18

## Example: O3AI

□  $Y = \overline{(A+B+C)}D$



Circuits-B

CMOS VLSI Design

Slide 19

## Signal Strength

- **Strength** of signal
  - How close it approximates ideal voltage source
- $V_{DD}$  and GND rails are strongest 1 and 0
- nMOS pass strong 0
  - But degraded or weak 1
- pMOS pass strong 1
  - But degraded or weak 0
- Thus
  - pMOS are best for pull-up network
  - nMOS are best for pull-down network

Circuits-B

CMOS VLSI Design



Slide 20

# Adders


## 1-Bit Adder

- ❑ **Inputs:**
  - 2 data inputs A and B
  - 1 Carry Input C
- ❑ **Outputs**
  - 1 bit S (sum)
  - 1 bit Carry Out

A	B	C <sub>IN</sub>	C <sub>out</sub>	Sum
0	0	0	0	0
0	1	0	0	1
1	0	0	0	1
1	1	0	1	0
0	0	1	0	1
0	1	1	0	1
1	0	1	1	0
1	1	1	1	1



## Half Adders and Full Adders




Circuits-C

CMOS VLSI Design

Slide 23

## CMOS Full Adder




Circuits-B

CMOS VLSI Design

Slide 24

## Multi-Bit Ripple Adder



**For N bits, time ~N Full Adder Delays**

## Carry LookAhead Adders

- ❑ Instead of pure carry signals, generate 2 signals

- **P: Carry Propagate:** if C<sub>in</sub> = 1 then C<sub>out</sub> should be 1
- **G: Carry Generate:** C<sub>out</sub> should be 1 regardless

- ❑ Example: 1 bit

- $G_i = A_i B_i$
- $P_i = A_i + B_i$
- Then  $C_{i+1} = G_i + P_i C_i$

- ❑ Compute Ps and Gs for each bit

- ❑ Then compute C<sub>i+4</sub> from just C<sub>i</sub>


$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + G_0 \cdot P_1 + C_0 \cdot P_0 \cdot P_1$$

$$C_3 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + C_0 \cdot P_0 \cdot P_1 \cdot P_2$$

$$C_4 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3$$

# Manchester Carry Chain Adder



Digital Integrated Circuits

Combinational Logic

© Prentice Hall 1995

<http://gram.eng.uci.edu/~ece151/ece151/slides2/sld087.htm>

Circuits-B

CMOS VLSI Design

Slide 27







FIGURE 11.24 Carry-select adder

Copyright © 2011 Pearson Education, Inc. Publishing as Pearson Addison-Wesley

CMOS VLSI Design

# Kogge-Stone Adder



16-bit

4-bit


Circuits-B

CMOS VLSI Design

Slide 29



FIGURE 11.40 Area vs. delay of synthesized adders




Copyright © 2011 Pearson Education, Inc. All rights reserved. Pearson Addison-Wesley

# Multipliers



Circuits-B


CMOS VLSI Design

Slide 31









**FIGURE 11.75** Rectangular array multiplier

Copyright © 2011 Pearson Education, Inc. Publishing as Pearson Addison-Wesley  
CMOS VLSI Design