

Introduction to CMOS VLSI Design


Stick Diagrams: Euler Paths

Peter Kogge
University of Notre Dame
Fall 2015, 2018

Based on material from
Prof. Jay Brockman, Joseph Nahas, University of Notre Dame
Prof. David Harris, Harvey Mudd College
<http://www.cmosvlsi.com/coursematerials.html>

CMOS VLSI Design

Standard Cell Layout



Audience Question: Why is "connecting to neighbors" a good thing?


EulerPaths

CMOS VLSI Design


Slide 2

Complex Circuit Layouts

$$C(A+B) + AB$$



Single diffusion runs



Multiple Diffusion runs


EulerPaths

CMOS VLSI Design


Slide 3

4-Input NAND Gate "Sticks" Layout


Complementary transistor pairs share common gate connection.



Step 1: order gate wires on poly



Step 2: interconnect




If pmos are 8/2, what are the nmos transistors?

EulerPaths

CMOS VLSI Design

Slide 4

Euler Paths




- ❑ We start off with
 - diffusion as one row, no breaks!
 - Poly runs vertically
- ❑ Each transistor must “touch” electrically ones next to it
- ❑ Question:
 - How can we order the relationship between poly and input
 - So that “touching” matches the desired transistor diagram
 - Metal may optionally be used
- ❑ Approach:
 - Start with some transistor & “trace” path thru rest of that type
 - May require trial and error, and/or rearrangement

EulerPaths


CMOS VLSI Design

Slide 5

Finding Gate Ordering: Euler Paths



- ❑ See if you can “trace” transistor gates in same order, crossing each gate once, for N and P networks independently
 - Where “tracing” means path from source/drain of one to source/drain of next
 - Without “jumping” connections
- ❑ ABCD works here




EulerPaths

CMOS VLSI Design

Slide 6

A More Complex Example




- See if you can “trace” transistor gates in same order, crossing each gate once, for N and P networks independently
 - Where “tracing” means a path from source/drain of one to source/drain of next
 - Without “jumping”
 - ordering CBADE works for N, not P
 - ordering CBDEA works for P, not N
 - ordering BCADE works for both!

EulerPaths

CMOS VLSI Design

Slide 7

A More Complex Example




- Trace interconnected gates in SAME order, crossing each gate once, for N,P networks
 - ordering CBADE works for N, not P
 - ordering CBDEA works for P, not N
 - ordering BCADE works for both!

EulerPaths

CMOS VLSI Design

Slide 8

Sticks Layout



EulerPaths

CMOS VLSI Design

Slide 9

Wiring Tracks and Spacing and Area Estimation


EulerPaths

CMOS VLSI Design

Slide 10

Review: Wiring Tracks

- A **wiring track** is the space required for a wire
 - 4λ width, 4λ spacing from neighbor = 8λ **pitch**
- Transistors also consume one wiring track (**WHY?**)




EulerPaths

CMOS VLSI Design

Slide 11

Review: Well spacing

- Wells must surround transistors by 6λ
 - Implies minimum of 12λ between opposite transistor flavors
 - Leaves room for one wire track “for free”




EulerPaths

CMOS VLSI Design

Slide 12

First Cut Area Estimation

- ❑ Estimate area by counting required metal wiring tracks
 - Multiply by 8 to express in λ
 - Where does the "8" come from?




EulerPaths

CMOS VLSI Design

Slide 13

Example: NAND3

- ❑ Horizontal n-active and p-active strips
- ❑ Vertical polysilicon gates
- ❑ Metal1 V_{DD} rail at top
- ❑ Metal1 GND/ V_{SS} rail at bottom
- ❑ 32λ by 40λ



EulerPaths

CMOS VLSI Design

Slide 14

Example: O3AI


- Sketch a stick diagram for O3AI and estimate area

$$Y = \overline{(A + B + C)}D$$

Example: O3AI

- Sketch a stick diagram for O3AI and estimate area


$$Y = \overline{(A + B + C)}D$$



Example: O3A1

- Sketch a stick diagram for O3A1 and estimate area

$$Y = \overline{(A + B + C)}D$$




EulerPaths

CMOS VLSI Design

Slide 17

Another Example Question 1.17

- Consider $F = \sim((A+B)(C+D))$
 - Sketch transistors
 - Sketch stick diagram
 - Estimate area



EulerPaths

CMOS VLSI Design

Slide 18

Typical Layout Densities (Table 1.10)

Element	Area (in λ^2)
Random Logic	1000-1500/transistor
Datapath	250-750/transistor
SRAM	1000/bit
DRAM	100/bit
ROM	100/bit