



































Typical Layout Densities (Table 1.10)		
Element	Area (in λ²)	
Random Logic	1000-1500/transistor	
Datapath	250-750/transistor	
SRAM	1000/bit	
DRAM	100/bit	
ROM	100/bit	
EulerPaths CM0	OS VLSI Design S	lide 19