

Introduction to CMOS VLSI Design

MOSFETs Lecture 3: Real World Effects

Peter Kogge
University of Notre Dame
Fall 2015,2018

Based on material from
Prof. Jay Brockman, Joseph Nahas: University of Notre Dame
Prof. David Harris, Harvey Mudd College
<http://www.cmosvlsi.com/coursematerials.html>

Outline

- **Lecture A**
 - IEEE Notation and IV curves
 - MOS Gate
 - Water Model
 - nMOS Ideal Long Channel I-V Model
 - Supplementary Material – More Careful Computation
- **Lecture B**
 - Reading the I-V Curves
 - Sample Technologies
 - Load Lines and an NMOS Inverter
 - A CMOS Inverter
- **Lecture C**
 - *DC Transfer Curves for an Inverter*
 - *Ideal vs Real*
 - *Real-World Effects*

Summary: Long Channel Model


William Shockley 1st order transistor models

1952 *A Unipolar Field Effect Transistor*

$$I_{ds} = \begin{cases} 0, & V_{gs} < V_t \text{ Cutoff} \\ \beta(V_{GT} - V_{ds}/2) * V_{ds}, & V_{gs} > V_t \text{ and } V_{ds} < V_{dsat} \text{ Linear} \\ \beta V_{GT}^2 / 2, & V_{ds} > V_{dsat} \text{ Saturation} \end{cases}$$

Where:

- $C_{ox} = \epsilon_{ox} / t_{ox}$
- $\beta = (\epsilon_{ox} * \mu / t_{ox}) * (W/L) = C_{ox} * \mu * W / L$
- $V_{GT} = V_{gs} - V_t$
- $V_{dsat} = V_{GT}$



MOSFETs-C

CMOS VLSI Design



Slide 3

DC Transfer Characteristics

CMOS VLSI Design

Static Inverter DC Characteristics

- “Perfect” digital circuits have I/O = 0V or V_{dd}
- What if V_{in} between 0 and V_{dd} ? What is V_{out} ?
- Assume β s same for N and P (P is wider)
- Approach:
 - Overlay IV curves as before
 - For each $V_{GS} = V_{in}$, follow P and N curves until they intersect
 - Record the I_{ds} and V_{ds}




MOSFETs-C

CMOS VLSI Design

Slide 5


From The Book (Fig. 2.26)



Region	Input	P	N	Output
A	$0 < V_{in} < V_{tn}$	Saturated	Cutoff	V_{dd}
B	$V_{tn} < V_{in} < V_{dd}/2$	Saturated	Linear	$>V_{dd}/2$
C	$V_{in} \sim V_{dd}/2$	Linear	Linear	Drops sharply
D	$V_{dd}/2 < V_{in} < V_{dd}- V_{tp} $	Linear	Saturated	$<V_{dd}/2$
MOSFE	$V_{in} > V_{dd} - V_{tp} $	Cutoff	Saturated	0

Slide 6

Let's Do It




MOSFETs-C

CMOS VLSI Design

Slide 7

Graphing This




Region	Input	P	N	Output
A	$0 < V_{in} < V_{tn}$	Linear	Cutoff	V_{dd}
B	$V_{tn} < V_{in} < V_{dd}/2$	Linear	Saturated	$>V_{dd}/2$
C	$V_{in} \sim V_{dd}/2$	Saturated	Saturated	Drops sharply
D	$V_{dd}/2 < V_{in} < V_{dd} - V_{tp} $	Saturated	Linear	$<V_{dd}/2$
E	$V_{in} > V_{dd} - V_{tp} $	Cutoff	Linear	0

MOSFETs-C

CMOS VLSI Design

Slide 8

What If β s Not Same? (Fig. 2.28)





MOSFETs-C


CMOS VLSI Design

Slide 9

Noise Margin



V_{IH} = min high input voltage
 V_{IL} = max low input voltage
 V_{OH} = min high output voltage
 V_{OL} = max low output voltage
 $NM_L = V_{IL} - V_{OL}$
 $NM_H = V_{OH} - V_{IH}$







MOSFETs-C

CMOS VLSI Design

Slide 10

Pass Transistor Drops (Fig. 2.31)



MOSFETs-C

CMOS VLSI Design


Slide 11

Ideal vs Real

CMOS VLSI Design

Ideal nMOS I-V Plot

- 180 nm TSMC process
- Ideal Models
 - $\beta = 155(W/L) \mu A/V^2$
 - $V_t = 0.4 V$
 - $V_{DD} = 1.8 V$



MOSFETs-C


CMOS VLSI Design

Slide 13


Ideal vs Real

- 180 nm TSMC process
- BSIM 3v3 SPICE models
- What differs?

Ideal 180 nm nmos



Real Device (Spice Model)



MOSFETs-C


CMOS VLSI Design

Slide 14

What's Different?


- Less ON current
- No square law
- Current increases in saturation

Ideal 180 nm nmos



MOSFETs-C


Real Device (Spice Model)



CMOS VLSI Design

Slide 15



Lets Vary L and W With Constant W/L







MOSFETs-C


CMOS VLSI Design

Slide 16









Real World Effects

CMOS VLSI Design

Modifications to Model

- Velocity Saturation
- Channel Length Modulation
- The Body Effect

MOSFETs-C

CMOS VLSI Design

Slide 25



Velocity Saturation

- We assumed carrier velocity is proportional to E-field
 - $v = \mu E_{\text{lat}} = \mu V_{\text{ds}}/L$
- At high fields, this ceases to be true
 - Carriers scatter off atoms
 - Velocity reaches v_{sat} at some $E_{\text{lat}} = E_{\text{sat}}$
 - Electrons: $6-10 \times 10^6 \text{ cm/s}$
 - Holes: $4-8 \times 10^6 \text{ cm/s}$
 - Better model

$$v = \frac{\mu E_{\text{lat}}}{1 + \frac{E_{\text{lat}}}{E_{\text{sat}}}} \Rightarrow v_{\text{sat}} = \mu E_{\text{sat}}$$

When E_{lat} is large

When E_{lat} is small, denominator ~ 1 and $v \sim \mu E_{\text{lat}}$



MOSFETs-C

CMOS VLSI Design

Slide 26

Vel Sat I-V Effects

- Ideal transistor ON current increases with V_{DD}^2
- $$I_d = \mu C_{ox} \frac{W}{L} \frac{(V_{gs} - V_t)^2}{2} = \frac{\beta}{2} (V_{gs} - V_t)^2$$
- Velocity-saturated ON current increases with only V_{DD}
- $$I_d = C_{ox} W (V_{gs} - V_t) v_{max}$$
- Result: lower currents than ideal model
 - Real transistors are partially velocity saturated
 - Approximate with α -power law model
 - $I_{ds} \propto V_{DD}^\alpha$
 - $1 < \alpha < 2$ determined empirically


MOSFETs-C

CMOS VLSI Design

Slide 27

α -Power Model

$$I_d = \begin{cases} 0 & V_{gs} < V_t \\ I_{dsat} \frac{V_{ds}}{V_{dsat}} & V_{ds} < V_{dsat} \\ I_{dsat} & V_{ds} > V_{dsat} \end{cases} \quad \begin{matrix} \text{cutoff} \\ \text{linear} \\ \text{saturation} \end{matrix} \quad \begin{aligned} I_{dsat} &= P_c \frac{\beta}{2} (V_{gs} - V_t)^\alpha \\ V_{dsat} &= P_v (V_{gs} - V_t)^{\alpha/2} \end{aligned}$$




MOSFETs-C

CMOS VLSI Design

Slide 28

Channel Length Modulation

- Reverse-biased p-n junctions form a *depletion region*
 - Region between n and p with no carriers
 - Width of depletion L_d region grows with reverse bias
 - $L_{eff} = L - L_d$
- Shorter L_{eff} gives more current
 - I_{ds} increases with V_{ds}
 - Even in saturation




MOSFETs-C

CMOS VLSI Design

Slide 29

Chan Length Mod I-V

$$I_d = \frac{\beta}{2} (V_{gs} - V_t)^2 (1 + \lambda V_{ds})$$



- λ = *channel length modulation coefficient*
 - not feature size
 - Empirically fit to I-V characteristics
- Compute as “slope” of curve in saturation = $\Delta I / \Delta V$


MOSFETs-C

CMOS VLSI Design

Slide 30

Body Effect

- V_t : gate voltage necessary to invert channel
- Increases if source-to-body voltage increases because source is connected not to ground but drain of another transistor
 - Effective source-to-body increases
- Increase in V_t with V_{SB} is called the *body effect*



MOSFETs-C

CMOS VLSI Design

Slide 31

Body Effect Model

- $$V_t = V_{t0} + \gamma \left(\sqrt{\phi_s + V_{sb}} - \sqrt{\phi_s} \right)$$
- ϕ_s = surface potential at threshold $v_T = \frac{kT}{q} = 26\text{mV}$ at 300°K
 - $\phi_s = 2v_T \ln \frac{N_A}{n_i}$ $n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$ for Silicon
 - Depends on doping level N_A
 - And intrinsic carrier concentration n_i
 - γ = body effect coefficient
- $$\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si}N_A} = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$$

Key Point: transistors with source NOT at ground are harder to turn on.

MOSFETs-C

CMOS VLSI Design

Slide 32

Question

Assume

- One input changes only infrequently
- Other changes frequently

Which input drives which transistor for faster gate?

