

# Introduction to CMOS VLSI Design

## Power

Peter Kogge

University of Notre Dame

Fall 2012

Based on lecture slides by Jay Brockman & David Harris

<http://www.cmosvlsi.com/coursematerials.html>

Power

CMOS VLSI Design

Slide 1

## Outline

- Motivation
- Thermal Resistance
- Energy 101
- Dynamic Power
- Static Power
- Low Power Design
- Historical Trends

Power

CMOS VLSI Design

Slide 2

## Power and Energy (Chap 5)

- **Energy** = ability to do work – in **Joules** – watts\*seconds
- **Power** = rate at which work performed or energy converted
  - CMOS: drawn from  $V_{DD}$  pin(s) of a chip, & converted to **heat**
  - in units of **Watts** – volts\*amps

□ **Instantaneous Power:**  $P(t) = i_{DD}(t)V_{DD}$

□ **Energy:** 
$$E = \int_0^T P(t)dt = \int_0^T i_{DD}(t)V_{DD}dt$$

□ **Average Power:** 
$$P_{avg} = \frac{E}{T} = \frac{1}{T} \int_0^T i_{DD}(t)V_{DD}dt$$

Power

CMOS VLSI Design

Slide 3

## Getting A Feel for the Units


- **Joules** (J) are “Watt-seconds” = “Volts\*Amps”
  - Relevant CMOS Unit: 1 **picoJoule** (pJ) =  **$10^{-12}$  J**
- Consider a typical cell phone (Motorola RAZR V3)
  - Battery: 3.6 V, 680mA Hours: Stored Energy:
    - = 3.6V \* 0.68A Hr \* 3600sec/Hr
    - = 8812.8 Watt-secs = 8812.8 Joules =  $8.8 \times 10^{15}$  pJ
  - Continuous talk time: 200-430 minutes
    - 430 min = 25,800 seconds
- So while talking, cell draws  $(8812.8/25800) = 0.34$  Watts
  - or 0.34 J to talk 1 second
  - or 1 pJ can run cell phone for 2.94 picoseconds

Power

CMOS VLSI Design

Slide 4

## Why *Else* do We Care About Power?



Question?:  
How big is the  
chip below this  
~ 75x75mm  
fan?

Answer: About  
15x15mm<sup>2</sup>.  
(1/25<sup>th</sup> of the  
area)

Power

CMOS VLSI Design

Slide 5

## Why *Else* Do We Care About Power?


- What goes in as electrical power-
- Goes out as **HEAT!!!**
- And Heat **KILLS** electronics!
  - Leakage goes up
  - Dissipating more power
  - Causing temperature to go up even further
- Typical operational range of transistors: 40-125°C
- Typical design points: <85°C

Power

CMOS VLSI Design

Slide 6

# Thermal Resistance



- ❑ **Thermal Resistance:** Steady state temperature difference between two endpoints per watt dissipated in source.
  - Depends on material and shape of object conducting heat
  - Units: °C/W
- ❑ For complex thermal path, obeys laws similar to resistance
  - Series paths increase thermal resistance
  - Parallel paths reduce thermal resistance
- ❑ In electronics, a function of
  - How chip is packaged
  - **Heat Sink** to air

Power

CMOS VLSI Design

Slide 7

# Key Definitions

- ❑ **Q:** power dissipated by device
- ❑ **T<sub>j</sub>:** temperature of a transistor “junction” in the device
- ❑ **T<sub>JMAX</sub>:** maximum operating temperature of a transistor “junction” in the device
- ❑ **T<sub>C</sub>:** temperature of the case
- ❑ **T<sub>H</sub>:** temperature of the heatsink
- ❑ **T<sub>AMB</sub>:** temperature of the air
- ❑ **ΔT<sub>ij</sub>:** difference in temperature between points i and j
- ❑ **R<sub>θJC</sub>:** thermal resistance from junction to case
- ❑ **R<sub>θCH</sub>:** thermal resistance from case to heatsink
- ❑ **R<sub>θHA</sub>:** thermal resistance from heatsink to air

| Term                                | Typical |
|-------------------------------------|---------|
| T <sub>JMAX</sub>                   | 125°C   |
| T <sub>AMB</sub>                    | 70°C    |
| R <sub>θJC</sub>                    | 1.5°K/W |
| R <sub>θHA</sub>                    | 4°K/W   |
| R <sub>θB</sub> (heat transfer Pad) | 0.1°K/W |

[http://en.wikipedia.org/wiki/Thermal\\_resistance](http://en.wikipedia.org/wiki/Thermal_resistance)



Power

CMOS VLSI Design

Slide 8

# Equations

- ❑  $\Delta T = Q \times R_{\theta}$
- ❑  $R_{\theta} = R_{\theta JC} + R_{\theta CH} + R_{\theta HA}$
- ❑  $\Delta T = T_{JMAX} - T_{AMB}$
  
- ❑ Solving for Q:
  - $Q_{max} = (T_{JMAX} - T_{AMB}) / (R_{\theta JC} + R_{\theta CH} + R_{\theta HA})$
  
- ❑ Using prior numbers for a TO-220 case:
  - $Q_{max} = (125 - 70) / (1.5 + 0.1 + 4) = 9.8W$




Power

CMOS VLSI Design

Slide 9

# How Do We Do Better?

- ❑ Place chip as close as possible to metal shell
- ❑ Adding more surface area to Heat Sink adds more paths for heat escape
  - Add “fins”
- ❑ Don't let air sit over heat sink
  - Blow cool air to reduce “ambient”
- ❑ Net Result: we can cheaply air cool ~ 130W per chip
- ❑ More requires **liquid cooling**





Power

CMOS VLSI Design

Slide 10

# How About *REAL* Compute Power?




Power

CMOS VLSI Design

Slide 11

# Moore's Law


- 1965, Gordon Moore: "the number of transistors that can be integrated on a die would double every 18 to 14 months."
  - Equivalent to Feature Size decreasing by factor of  $\sqrt{2}$
  - Memory density 4X every 3 years




Power

CMOS VLSI Design

Slide 12



# Smaller Feature Sizes Also Enable Higher Clock Rates



2005 projection was for 5.2 GHz – and we didn't make it.  
Further, we're still stuck at 3+GHz in production.


Power

CMOS VLSI Design

Slide 13

# Why the Clock Flattening?

**POWER**



Power

CMOS VLSI Design

Slide 14



# CMOS Energy 101

Power

CMOS VLSI Design

Slide 15

# CMOS Energy 101



One clock cycle dissipates  $C \cdot V^2$


Power

CMOS VLSI Design



Slide 16



## How Did CV<sup>2</sup> Improve With Time?



Assume capacitance of a circuit scales as feature size



Power

CMOS VLSI Design

Slide 17

## Total CMOS Power

### Dynamic Dissipation

- Power dissipated only at specific times
- Charging & Discharging of load capacitances
- "Short circuit" when both p and n types partially on

### Static Dissipation

- "Always there"
- Subthreshold conduction thru OFF transistors
- Tunneling thru oxide
- Leakage thru reverse biased diodes
- Contention current in ratioed logic

$$P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}$$

Power

CMOS VLSI Design

Slide 18

# Dynamic Power


Power

CMOS VLSI Design

Slide 19

## Dynamic Power I

- ❑ Charge & discharge load capacitances when transistors switch.
- ❑ One cycle involves a rising and falling output.
- ❑ On rising output, charge  $Q = CV_{DD}$  is required
- ❑ On falling output, charge is dumped to GND
- ❑ This repeats  $T_{f_{sw}}$  times over an interval of  $T$



Remember: Current = charge/time

Power

CMOS VLSI Design

Slide 20

## Charging a Capacitor

□ When the gate output rises

- Energy stored in capacitor is

$$E_C = \frac{1}{2} C_L V_{DD}^2$$

- But energy drawn from the supply is


$$E_{VDD} = \int_0^{V_{DD}} I(t) V_{DD} dt = \int_0^{V_{DD}} C_L \frac{dV}{dt} V_{DD} dt$$

$$= C_L V_{DD} \int_0^{V_{DD}} dV = C_L V_{DD}^2$$

- Half the energy from  $V_{DD}$  is dissipated in the pMOS transistor as heat, other half stored in capacitor

□ When the gate output falls

- Energy in capacitor is dumped to GND
- Dissipated as heat in the nMOS transistor




## Dynamic Power II

- When transistors switch, both nMOS and pMOS networks may be momentarily ON at once
- Leads to a blip of “short circuit” current.
  - Also called **Crowbar current**
- < 10% of dynamic power if rise/fall times are comparable for input and output

# Switching Waveforms

□ Example:  $V_{DD} = 1.0 \text{ V}$ ,  $C_L = 150 \text{ fF}$ ,  $f = 1 \text{ GHz}$



7: Power

CMOS VLSI Design 4th Ed.

6

Power

CMOS VLSI Design

Slide 23

# Dynamic Power Cont.


$$\begin{aligned}
 P_{\text{dynamic}} &= \frac{1}{T} \int_0^T i_{DD}(t) V_{DD} dt \\
 &= \frac{V_{DD}}{T} \int_0^T i_{DD}(t) dt \\
 &= \frac{V_{DD}}{T} [T f_{\text{sw}} C V_{DD}] \\
 &= C V_{DD}^2 f_{\text{sw}}
 \end{aligned}$$

Integral of  $i$  is total charge converted

Charge in 1 cycle

# of cycles in T time

Remember this Equation



Power

CMOS VLSI Design

Slide 24

# Activity Factor

- ❑ Not all gates switch every cycle
- ❑ Suppose the system clock frequency =  $f$
- ❑ Let  $f_{sw} = \alpha f$ , where  $\alpha$  = **activity factor**
  - If the signal is a clock,  $\alpha = 1$
  - If the signal switches once per cycle,  $\alpha = \frac{1}{2}$
  - Dynamic gates:
    - Switch either 0 or 2 times per cycle,  $\alpha = \frac{1}{2}$
  - Static gates:
    - Depends on design, but typically  $\alpha = 0.1$

❑ **Revised Dynamic power:**  $P_{dynamic} = \alpha C V_{DD}^2 f$

# Activity Factor Estimation

- ❑ Let  $P_i = \text{Prob}(\text{node } i = 1)$ 
  - $\bar{P}_i = 1 - P_i$
- ❑  $\alpha_i = \bar{P}_i * P_i$
- ❑ Completely random data has  $P = 0.5$  and  $\alpha = 0.25$
- ❑ Data is often not completely random
  - e.g. upper bits of 64-bit words representing bank account balances are usually 0
- ❑ Data propagating through ANDs and ORs has lower activity factor
  - Depends on design, but typically  $\alpha \approx 0.1$

## Switching Probability

| Gate  | $P_Y$                           |
|-------|---------------------------------|
| AND2  | $P_A P_B$                       |
| AND3  | $P_A P_B P_C$                   |
| OR2   | $1 - \bar{P}_A \bar{P}_B$       |
| NAND2 | $1 - P_A P_B$                   |
| NOR2  | $\bar{P}_A \bar{P}_B$           |
| XOR2  | $P_A \bar{P}_B + \bar{P}_A P_B$ |

7: Power

CMOS VLSI Design 4th Ed.

15


Power

CMOS VLSI Design

Slide 27

## Example

- ❑ A 4-input AND is built out of two levels of gates
- ❑ Estimate the activity factor at each node if the inputs have  $P = 0.5$



7: Power

CMOS VLSI Design 4th Ed.

16

Power

CMOS VLSI Design

Slide 28

## Dynamic Power Example

- ❑ 1 billion transistor chip
  - 50M logic transistors
    - Average width:  $12 \lambda$
    - Activity factor = 0.1
  - 950M memory transistors
    - Average width:  $4 \lambda$
    - Activity factor = 0.02
  - 1.0 V 65 nm process (with  $\lambda = 25\text{nm}$ )
  - $C = 1 \text{ fF}/\mu\text{m}$  (gate) +  $0.8 \text{ fF}/\mu\text{m}$  (diffusion)
- ❑ Estimate dynamic power consumption @ 1 GHz.  
Neglect wire capacitance and short-circuit current.

## Solution

$$C_{\text{logic}} = (50 \times 10^6)(12\lambda)(0.025 \mu\text{m} / \lambda)(1.8 \text{ fF} / \mu\text{m}) = 27 \text{ nF}$$

$$C_{\text{mem}} = (950 \times 10^6)(4\lambda)(0.025 \mu\text{m} / \lambda)(1.8 \text{ fF} / \mu\text{m}) = 171 \text{ nF}$$

$$P_{\text{dynamic}} = [0.1C_{\text{logic}} + 0.02C_{\text{mem}}](1.0)^2(1.0 \text{ GHz}) = 6.1 \text{ W}$$

# Static Power

Power

CMOS VLSI Design

Slide 31

## Static Power (5.3)

- ❑ **Static power** is consumed even when chip is quiescent.
- ❑ **Leakage** draws power from “nominally” OFF devices:
  - $P_{static} = I_{static}V_{dd}$
- ❑ Two forms of leakage current:
  - **Subthreshold Leakage**: conduction thru OFF transistors
  - **Gate Leakage**: conduction across transistor gates when transistor is on
- ❑ Both proportional to total widths of transistors in on and off states, AND thresholds of transistors
  - **Low Threshold Transistors**: turn on fast but leak more
  - **High Threshold Transistors**: slower, but leak much less

Power

CMOS VLSI Design

Slide 32



# Leakage Example

- ❑ 200 Million transistor chip
  - 20M logic transistors ave width:  $12\lambda$
  - 180M memory transistors ave width:  $4\lambda$
- ❑ 1.2 V 100 nm process
  - ❑  $\lambda = 0.05\mu\text{m}$
- ❑ On average 50% of Transistors OFF
- ❑ 2 types of transistors
  - "Low-threshold"/Hi Leakage
    - Fast but leaky
    - Used in 20% of logic
    - Gate leakage =  $3\text{nA}/\mu\text{m}$
    - Subthreshold leakage for OFF =  $20\text{nA}/\mu\text{m}$
  - "High threshold"/Low Leakage
    - Slow but less leakage
    - In All Memory & 80% logic
    - Gate leakage =  $0.002\text{nA}/\mu\text{m}$
    - Subthreshold leakage for OFF =  $0.02\text{nA}/\mu\text{m}$

## Estimate static power

- ❑ Compute  $\mu\text{m}$  of hi leakage transistors
  - $20\text{M} \times 20\% \times 12\lambda \times 0.05\mu\text{m}$
  - =  $2.4 \times 10^6 \mu\text{m}$
- ❑ Compute  $\mu\text{m}$  of low leakage transistors
  - $20\text{M} \times 80\% \times 12\lambda \times 0.05\mu\text{m}$
  - +  $180\text{M} \times 4\lambda \times 0.05\mu\text{m}$
  - =  $45.6 \times 10^6 \mu\text{m}$
- ❑ Gate leakage
  - Hi:  $2.4 \times 10^6 \mu\text{m} \times 50\% \times 3\text{nA}/\mu\text{m} = 3.6\text{mA}$
  - Low:  $45.6 \times 10^6 \mu\text{m} \times 50\% \times 0.002\text{nA}/\mu\text{m} = 0.045\text{mA}$
- ❑ Subthreshold leakage
  - Hi:  $2.4 \times 10^6 \mu\text{m} \times 50\% \times 20\text{nA}/\mu\text{m} = 24\text{mA}$
  - Low:  $45.6 \times 10^6 \mu\text{m} \times 50\% \times 0.02\text{nA}/\mu\text{m} = 0.456\text{mA}$
- ❑ Total Current = 28.1 mA
- ❑ At 1.2V this is 34mW

Power

CMOS VLSI Design

Slide 33

# Redo with No Low Leakage Devices

- ❑ 200 Million transistor chip
  - 20M logic transistors ave width:  $12\lambda$
  - 180M memory transistors ave width:  $4\lambda$
- ❑ 1.2 V 100 nm process
  - ❑  $\lambda = 0.05\mu\text{m}$
- ❑ 2 types of transistors
  - "Low-threshold"/Hi Leakage
    - Used in 20% of logic
    - Gate leakage =  $3\text{nA}/\mu\text{m}$
    - Subthreshold leakage for OFF =  $20\text{nA}/\mu\text{m}$
  - "High threshold"/Low Leakage
    - In Memory & 80% logic
    - Gate leakage =  $0.002\text{nA}/\mu\text{m}$
    - Subthreshold leakage for OFF =  $0.02\text{nA}/\mu\text{m}$
- ❑ All transistors have gate leakage
- ❑ On average 50% of Transistors OFF

## Estimate static power

- ❑ Total  $\mu\text{m}$  of transistors
  - $2.4 \times 10^6 \mu\text{m} + 45.6 \times 10^6 \mu\text{m}$
  - =  $48 \times 10^6 \mu\text{m}$
- ❑ Gate leakage
  - $48 \times 10^6 \mu\text{m} \times 50\% \times 3\text{nA}/\mu\text{m} = 72\text{mA}$
- ❑ Subthreshold leakage
  - $48 \times 10^6 \mu\text{m} \times 50\% \times 20\text{nA}/\mu\text{m} = 480\text{mA}$
- ❑ Total Current = 552mA
- ❑ At 1.2V this is 662 mW
- ❑ This is 20X MORE power

Power

CMOS VLSI Design

Slide 34

# Power Reduction Techniques

Power

CMOS VLSI Design

Slide 35

## Modern Terminology

- ❑ **Energy Delay Product**
  - Notionally:
    - “Energy used to perform some function”
    - times “Time required to do function”
  - Many variants
- ❑ **Dynamic Clock and Voltage Scaling**
  - Under periods of light loads, reduce clock
  - And if possible reduce  $V_{dd}$  to point where clock is “max possible”
- ❑ **Clock Gating**
  - In pipelined systems gating the clocks to latches off when circuits are not in use

Power

CMOS VLSI Design

Slide 36

# Low Power Design

- ❑ Reduce dynamic power
  - $\alpha$ : clock gating, sleep mode
  - C: small transistors (esp. on clock), short wires
  - $V_{DD}$ : lowest suitable voltage
  - f: lowest suitable frequency
- ❑ Reduce static power
  - Selectively use low  $V_t$  devices
  - Leakage reduction:
    - stacked devices, body bias, low temperature

Power



CMOS VLSI Design

Slide 37

## Example Technique: Intel “Speedstep”

- ❑ As we decrease clock rate, we can also reduce voltage
- ❑ Significant example: Pentium M
  - cf: <ftp://download.intel.com/design/network/papers/30117401.pdf>

| F   | Vdd   | $fV^2$ | Ref f | Rel $fV^2$ |
|-----|-------|--------|-------|------------|
| 1.6 | 1.484 | 3.52   | 1.00  | 1.00       |
| 1.4 | 1.420 | 2.82   | 0.88  | 0.80       |
| 1.2 | 1.276 | 1.95   | 0.75  | 0.55       |
| 1.0 | 1.164 | 1.35   | 0.63  | 0.38       |
| 0.8 | 1.036 | 0.86   | 0.50  | 0.24       |
| 0.6 | 0.956 | 0.55   | 0.38  | 0.16       |



If capacitance remained Constant

Power

CMOS VLSI Design

Slide 38

# Leakage Control

- ❑ Leakage and delay trade off
  - Aim for low leakage in sleep and low delay in active mode
- ❑ To reduce leakage:
  - Increase  $V_t$ : *multiple  $V_t$* 
    - Use low  $V_t$  only in critical circuits
  - Increase  $V_s$ : *stack effect*
    - *Input vector control* in sleep
  - Decrease  $V_b$ 
    - *Reverse body bias* in sleep
    - Or forward body bias in active mode


Also: for series transistors, keep normally off signals at bottom

# NAND3 Leakage Example

- ❑ 100 nm process

$$I_{gn} = 6.3 \text{ nA} \quad I_{gp} = 0$$

$$I_{offn} = 5.63 \text{ nA} \quad I_{offp} = 9.3 \text{ nA}$$




| Input State (ABC) | $I_{sub}$ | $I_{gate}$ | $I_{total}$ | $V_x$          | $V_z$          |
|-------------------|-----------|------------|-------------|----------------|----------------|
| 000               | 0.4       | 0          | 0.4         | stack effect   | stack effect   |
| 001               | 0.7       | 0          | 0.7         | stack effect   | $V_{DD} - V_t$ |
| 010               | 0         | 1.3        | 1.3         | intermediate   | intermediate   |
| 011               | 3.8       | 0          | 10.1        | $V_{DD} - V_t$ | $V_{DD} - V_t$ |
| 100               | 0.7       | 6.3        | 7.0         | 0              | stack effect   |
| 101               | 3.8       | 6.3        | 10.1        | 0              | $V_{DD} - V_t$ |
| 110               | 5.6       | 12.6       | 18.2        | 0              | 0              |
| 111               | 28        | 18.9       | 46.9        | 0              | 0              |

Data from [Lee03]

# Power Gating

- ❑ Turn OFF power to blocks when they are idle to save leakage
  - Use virtual  $V_{DD}$  ( $V_{DDV}$ )
  - Gate outputs to prevent invalid logic levels to next block
- ❑ Voltage drop across sleep transistor degrades performance during normal operation
  - Size the transistor wide enough to minimize impact
- ❑ Switching wide sleep transistor costs dynamic power
  - Only justified when circuit sleeps long enough



7: Power

CMOS VLSI Design 4th Ed.


29

Power

CMOS VLSI Design

Slide 41

# What About “Sleep States?”



- Stop Grant: Threads stop executing, but clocks running
- Sleep:
  - Caches maintained
  - PLL maintained
  - Internal clocks stopped
  - Will respond to interrupts/snoops
- Deep Sleep
  - Will NOT respond to interrupts/snoops
- Deeper Sleep
  - L2 cache emptied
  - Vdd lowered even further

from ATOM chip documentation page

<http://download.intel.com/design/processor/datashts/319535.pdf>

Power

CMOS VLSI Design

Slide 42