






S	Switching Probability					
	Gate	P _Y				
	AND2	$P_{\mathcal{A}}P_{B}$				
	AND3	$P_A P_B P_C$				
	OR2	$1 - \overline{P}_A \overline{P}_B$				
	NAND2	$1 - P_A P_B$				
	NOR2	$\overline{P}_{\mathcal{A}}\overline{P}_{B}$				
	XOR2	$P_A \overline{P}_B + \overline{P}_A P_B$				
		-!				
: Power	CMOS V	LSI Design ^{4th Ed.}	15			
wer	CMOS V	Slide 2				
































	100 nm	proce	ess			r4(
	I _{gn} = 6.3	3 nA	I,	_{gp} = 0)	c	
	I _{offn} = 5.	63 n	A I	offp =	9.3 nA	В — А —	
1	nput State (ABC)	I _{sub}	l _{gate}	I _{total}	V _x	Vz	1
	000	0.4	0	0.4	stack effect	stack effect	
	001	0.7	0	0.7	stack effect	$V_{DD} - V_t$	
	010	0	1.3	1.3	intermediate	intermediate	
	011	3.8	0	10.1	$V_{DD} - V_t$	$V_{DD} - V_t$	
	100	0.7	6.3	7.0	0	stack effect	
	101	3.8	6.3	10.1	0	$V_{DD} - V_t$	
	110	5.6	12.6	18.2	0	0	
\vdash	111	28	18.9	46.9	0	0	Data from [Lee03]
	100 101	0.7	6.3 6.3	7.0 10.1	0	stack effect $V_{DD} - V_t$	
	111	28	18.9	46.9	0	0	

