


| OPCODE | Mnemonic | RTL (What does the instruction do) |
|--------|----------|------------------------------------|
| 0000 | JMP X | PC <- X |
| 0001 | JN X | if A<0 then PC <-X else PC++ |
| 0010 | JZ X | if A=0 then PC <-X else PC++ |
| 0011 | reserved | |
| 0100 | LOAD X | A <- M(X), PC++ |
| 0101 | STORE X | M(X) <- A, PC++ |
| 0110 | reserved | |
| 0111 | reserved | |
| 1000 | AND X | A <- A and $M(X)$, PC++ |
| 1001 | OR X | A <- A or M(X), PC++ |
| 1010 | ADD X | A <- A + M(X), PC++ |
| 1011 | SUB X | A <- A - M(X), PC++ |
| 1100 | reserved | |
| 1101 | reserved | |
| 1110 | reserved | |
| 1111 | reserved | |




| 0 1 2 3 4 5 B1: 6 SAVE: | LOAD X SUB Y JN B1 LOAD X JMP SAVE LOAD Y STORE Z | |
|---|---|--|

| Program E | execution (1) | | | 政 |
|---|---|--------------------------|------------------------|-----|
| PROGRAM | | VAL | <u>UE IN A</u> | |
| 0 1 2 3 4 5 B1: 6 SAVE: | LOAD X SUB Y JN B1 LOAD X JMP SAVE LOAD Y STORE Z | 10 5 5 10 10 | (not taken) (taken) | |
| Х: Ү: Z: | 10 5 n/a | | | 3-9 |


| PROGRAM | 1 | VALUE IN A | |
|---|----------------|------------|--|
| 0 1 2 3 4 5 B1: 6 SAVE: | - | 5 | |
| X: Y: Z: | 10 5 n/a | | |


| PROGRAM | VALUE | IN A |
|---------|--|------|
| 2 | LOAD X SUB Y JN B1 LOAD X JMP SAVE 10 LOAD Y STORE Z | |
| : | 10 5 0/a | |


| Program E× | ecution (6) | | ₩ |
|---|---|------------|------|
| PROGRAM | | VALUE IN A | |
| 0 1 2 3 4 5 B1: 6 SAVE : | LOAD X SUB Y JN B1 LOAD X JMP SAVE LOAD Y STORE Z | 10 | |
| X: Y: Z: | 10 5 10 | | |
| X.S. Hu | | | 3-13 |





| ; A program to see if each | L1: | LOAD | AO | |
|--------------------------------|----------|-------|------|--|
| : item in array contains a | _ | JZ | Done | |
| ; particular element | | AND | Mask | |
| ; while (A[i] != 0) | | JZ | B1 | |
| ; if (A[i] & Mask !=0) | | LOAD | One | |
| ; A[i] = 1; | | JMP | L2 | |
| ; else | B1: | LOAD | Zero | |
| ; $A[i] = 0;$ | L2: | STORE | A0 | |
| ; i++; ; Data declarations! | | | | |
| , DATA A0 3 | | LOAD | L1 | |
| .DATA A0 3 | | ADD | One | |
| .DATA A2 3 | | STORE | L1 | |
| .DATA A3 8 | | LOAD | L2 | |
| .DATA A4 19 | | ADD | One | |
| .DATA A5 0 | | STORE | L2 | |
| .DATA Zero 0 | Danas | JMP | L1 | |
| .DATA One 1 | Done: | | | |
| .DATA Mask 1 | | .END | | |

















| Registers Transfer into ("gets") indicates a control state parallel microoperations Arithmetic Operations | A, B, foo A <= B s0: <statement> A<=B,C<=D A<=B+1</statement> |
|---|--|
| Transfer into ("gets") indicates a control state parallel microoperations | A <= B s0: <statement> A<=B,C<=D</statement> |
| indicates a control state parallel microoperations | s0: <statement> A<=B,C<=D</statement> |
| parallel microoperations | A<=B,C<=D |
| | , |
| Arithmetic Operations | $A \le B+1$ |
| | |
| logic operators (bitwise) | A<=A&B |
| shift operators | A<=B<<1 |
| conditional | if (c=0) then |
| | F<= 1 |
| | else F<= 0 |
| branch | goto s0 |
| | 0 |
| | More excercise |
| | shift operators conditional |











| Start Address (8) Control Data Dataln (12) DataOut (12) RAM Read (1) Write (1) | PC (Program Counter): holds the 8-bit address of the current instruction A (Accumulator): holds 12 bits of data |
|--|---|


| OPCODE | Mnemonic | RTL |
|--------|----------|-----------------------------------|
| 0000 | JMP X | PC <- X |
| 0001 | JN X | if A<0 then PC <-X else PC++ |
| 0010 | JZ X | if A=0 then PC <-X else PC++ |
| 0011 | reserved | |
| 0100 | LOAD X | A <- M(X), PC++ |
| 0101 | STORE X | M(X) <- A, PC++ |
| 0110 | reserved | |
| 0111 | reserved | |
| 1000 | AND X | $A \leq A$ and $M(X)$, $PC++$ |
| 1001 | OR X | $A \leq A \text{ or } M(X), PC++$ |
| 1010 | ADD X | A <- A + M(X), PC++ |
| 1011 | SUB X | A <- A - M(X), PC++ |
| 1100 | reserved | |
| 1101 | reserved | |
| 1110 | reserved | |
| 1111 | reserved | |
















| Required Datapath Operations | 立 |
|------------------------------|------|
| ALU Instructions | |
| AND, OR, ADD, SUB | |
| PC Increment | |
| LOAD/STORE Instructions | |
| Register Transfers Only | |
| PC Increment | |
| JUMP Instructions | |
| Check A[11] and A=0 | |
| ≻n_flag | |
| ≻z_flag | |
| Only Register Transfers | |
| | |
| | |
| | |
| X.S. Hu | 3-35 |





| | | CYCL | E* PC | Α | MAR | MDR | MEM OP |
|--------------------|----------------------------|------|---------|------|-----|------|-----------|
| EXAMPLE | E: Choose the max of two | 1 | 00h | - | 0 | - | - |
| | numbers. | 2 | 00h | - | 0 | 430h | Read M[0] |
| | | 3 | 00h | - | 0 | 430h | - |
| 00h: | LOAD X (30h) | 4 | 00h | - | 30h | 430h | - |
| 01h: 02h: | SUB Y (31h) JN B1 (06h) | 5 | 00h | | 30h | 007h | Read M[30 |
| 0211: 03h: | LOAD X (30h) | 6 | 00h | 007h | 30h | 007h | |
| 04h: | JMP SAVE (07h) | 7 | 01h | 007h | 30h | 007h | - |
| 06h: B1: | LOAD Y (31h) | 8 | 01h | 007h | 01h | 007h | - |
| 07h: SAVE | : STORE Z (32h) | 9 | 01h | 007h | 01h | B31h | Read M[01 |
| | | 10 | 01h | 007h | 01h | B31h | |
| • | | 11 | 01h | 007h | 31h | B31h | - |
| 201 W | - | 12 | 01h | 007h | 31h | 00Ah | Read M[31 |
| 30h: X: 31h: Y: | 7 10 | 13 | 01h | FFDh | 31h | 00Ah | |
| 31n; Y; 32h; Z; | 10 n/a | 14 | 02h | FFDh | 31h | 00Ah | - |
| <u>5211. E.</u> | n/a | | of each | | | | |



| Stopped -Start <u>INSTRUCTION CYCLES</u> Start JMP 2 IFetch JN 2 JZ 2 LOAD 4 | Revised State Machine | | 拉 |
|--|--|--|---------------------------------|
| EAGenStoreSTORE3AND4OpAccessOR4ADD4ExecuteSUB4 | Stopped VStart IFetch EAGen Jumps Store OpAccess | JMP JN JZ LOAD STORE AND OR ADD | 2 2 4 3 4 4 4 |


| Stopped | If start=1 then (MAR <= 0, PC<=0, goto IFetch) |
|--------------|---|
| | else goto Stopped |
| IFetch: | read_mem <= 1, MDR <= DataIn, MAR<=PC+1, |
| | PC<=PC+1, IR<=DataIn(11:8), goto EAGen |
| EAGen: | if (IR=JMP) or (IR=JN and A(11)=1) or (IR=JZ and A=0) |
| | then MAR <= MDR(7:0), PC<=MDR(7:0) goto IFetch |
| | else if (IR=JN) or (IR=JZ) then goto IFetch |
| | else MAR <= MDR(7:0), goto OpAccess |
| OpAccess: | MAR <= PC, |
| | if IR=LOAD or IR(3:2)=10 /* i.e., an ALU operation */ |
| | then (Read <= 1, MDR<=DataIn, goto Execute) |
| | else (Write <= 1, DataOut <= A, goto IFetch) /* a STORE |
| Execute: | if (IR=LOAD) then A <= MDR, goto IFetch |
| | else if (IR=AND) then A <= A and MDR, goto IFetch |
| | else if (IR=OR) then A <= A or MDR, goto IFetch |
| | else if (IR=ADD) then A <= A + MDR, goto IFetch |
| | else if (IR=SUB) then A <= A - MDR, goto IFetch |
| NOTE: if Rea | d and Write are not explicitly specified, they are 0 |
| NOTE. II Kea | a and write are not explicitly specified, they are o |







| Microinstruction state machine | ons will be issued to the data path using a |
|---|--|
| Two possibiliti | es: |
| Moore Machies only on the construction | ine: the outputs of the state machine depend surrent state |
| · · · · · · · · · · · · · · · · · · · | ne: the outputs of the state machine depend nt state and the values of the inputs |
| | |
| | |
| | |
| | |
| | |
| | |

| <u>Binv</u> | Cin | op1 | opO | ACTION |
|-------------|--------|---------|---------------------|-----------|
| 0 | 0 | 0 | 0 | A and B |
| 1 | 0 | 0 | 0 | A and ~B |
| 0 | 0 | 0 | 1 | A or B |
| 1 | 0 | 0 | 1 | A or ~B |
| 0 | 0 | 1 | 0 | A + B |
| 0 | 1 | 1 | 0 | A + B + 1 |
| 1 | 1 | 1 | 0 | A - B |
| 1 | 0 | 1 | 0 | A - B + 1 |
| ALU | also i | has a ' | "zero" fla <u>c</u> | 7. |








| INSTRUCTION | CYCLES |
|--------------------|--------|
| JMP | 2 |
| JN not taken | 2 |
| taken | 3 |
| JZ not taken | 2 |
| taken | 3 |
| LOAD | 4 |
| STORE | 3 |
| AND | 4 |
| OR | 4 |
| ADD | 4 |
| SUB | 4 |





| Q | IR | S t r t | Neg | Zero | Q* | L A | L P C | L M A R | L M D R | L I R | A L U | b M U X | a Gate | R e a d | W r i t e |
|--|---|------------------|---------------|---------------|---|---|--|--|--|---|--|------------------|--|--|---|
| Stopped Stopped LFetch EAGen EAGen EAGen EAGen EAGen Opnd Opnd Opnd Execute Execute Execute Execute Execute Braken | n/a JMP JZ JZ LD/ST ALUOP LOAD ALU STORE LOAD AND OR ADD SUB | 01 | n/a 0 1 | n/a 0 1 | Stopped IFetch EAGen IFetch IFetch BTaken BTaken Opnd Opnd Execute IFetch IFetch IFetch IFetch IFetch IFetch | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 | n/a + + + + + AND OR ADD SUB + | MDR | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |















| 000: Fai 01: Tri 010: ~A 011: ~A 011: ~Si | ue (11) LU=0 | | | 1: at 00 R<-P(| | C+1 | 10 | b<-0 b<-M b<-P | | | |
|---|--------------------|-------------------|-----------|-------------------|-------|-------------|------|----------------------|------------|----|----|
| Cond Sel | Addr Sel | Next Addr | Load A | | | Load MDR | | b MUX | a Gate | Rd | Wt |
| 001 | 1 | | 0 | 1 | 1 | 1 | 0110 | 11 | 0 | 1 | 0 |
| | Next_ emBus | Addr s(11:8),0 | | b-in | v Cin | 01 0 | | 0: a 1: a | <-0 <-A | | |








| 00: Fa 01: Tr 10: ~A 11: ~A 00: ~st | ue (11) LU=0 | OpA MDR[7 | | ADD ataIn, g | | | 10 | b<-0 b<-N b<-P | | | |
|---|--------------------|-------------------|-----------|-----------------|-------------|-------------|---------------|----------------------|------------|----|----|
| Cond Sel | Addr Sel | | Load A | Load PC | Load MAR | Load MDR | | b MUX | a Gate | Rd | Wt |
| 001 | 0 | 011010 | 0 | 0 | 0 | 1 | | | | 1 | 0 |
| | Next_ emBus | Addr s(11:8),0 | | b-in | v Cin | 01 0 | ND R DD | | <-0 <-A | | |





| EAG | en f | or LOA | AD | | | | | | | | Į |
|---|--------------------|-------------------|-----------|-------------------|-------|-------------|---------------|----------------------|------------|----|----|
| 00: Fal 01: Tru 10: ~A 11: ~A 00: ~st | ie (11) LU=0 | EAC MAR€ | | r LOA [7:0], § | | | 10 | b<–0 b<–N b<–P | | | |
| Cond Sel | Addr Sel | Next Addr | Load A | Load PC | | Load MDR | | b MUX | a Gate | Rd | Wt |
| 000 | | | 0 | 0 | 1 | 0 | 0010 | 10 | 0 | 0 | 0 |
| | Next_ emBus | Addr s(11:8),0 | | b-in | v Cin | 01 0 | ND R DD | | <-0 <-A | | |
| S Hu | | | | | | | | | | | |

| 00: Fai 01: Tri 10: ~A 11: ~A 00: ~st | ie (11) LU=0 | Execu A€M | | LOAD 0], goto | | | 10 | b<-0 b<-M b<-P0 | | | |
|---|--------------------|-------------------|-----------|------------------|-------------|------------------------|------|-----------------------|------------|----|----|
| Cond Sel | Addr Sel | Next Addr | Load A | Load PC | Load MAR | Load MDR | | b MUX | a Gate | Rd | Wt |
| 001 | 0 | 000001 | 1 | 0 | 0 | 0 | 0010 | 10 | 0 | 0 | 0 |
| | Next_ emBus | Addr s(11:8),0 | | b-in | v Cin | 00 Ai 01 0 10 Ai | | | <-0 <-A | | |

