

Generic Computer Organization
$4 \pm$
$\square$ Stored Program Machine (vonNeumann Model)

- Instructions are
represented as numbers
$\square$ Programs in memory are read or written just as normal data



## Typical Instruction Execution




## Simple12 Instruction Format

$$
\begin{array}{|l|l|}
\hline \text { Opcode (4) } & \text { Address (8) }
\end{array}
$$

O Opcode: Operation Code
■ Specifies the action to be taken by the machine

## $\square$ Address: The operand's address

| Simple12 |  | ISA |
| :--- | :--- | :--- |
| OPCODE | Mnemonic | $\mathrm{RTL}($ What does the instruction do) |
| 0000 | JMP X | $\mathrm{PC}<-\mathrm{X}$ |
| 0001 | JN X | if $\mathrm{A}<0$ then $\mathrm{PC}<-\mathrm{X}$ else PC++ |
| 0010 | JZ X | if $\mathrm{A}=0$ then $\mathrm{PC}<-\mathrm{X}$ else PC++ |
| 0011 | reserved |  |
| 0100 | LOAD X | $\mathrm{A}<-\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 0101 | STORE X | $\mathrm{M}(\mathrm{X})<-\mathrm{A}, \mathrm{PC}++$ |
| 0110 | reserved |  |
| 0111 | reserved | $\mathrm{A}<-\mathrm{A}$ and $\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1000 | AND X | $\mathrm{A}<-\mathrm{A}$ or $\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1001 | OR X | $\mathrm{A}<-\mathrm{A}+\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1010 | ADD X | $\mathrm{A}<-\mathrm{A}-\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1011 | SUB X |  |
| 1100 | reserved |  |
| 1101 | reserved |  |
| 1110 | reserved |  |
| 1111 | reserved |  |
|  |  |  |

[^0]| Program Execution (1) |  |  |  |
| :--- | :--- | :--- | :--- |
| PROGRAM |  | VALUE IN A |  |
| 0 | LOAD X | 10 |  |
| 1 | SUB Y | 5 |  |
| 2 | JN B1 | 5 | (not taken) |
| 3 | LOAD X | 10 |  |
| 4 | JMP SAVE | 10 | (taken) |
| 5 B1: | LOAD Y |  |  |
| 6 SAVE: | STORE Z | 10 |  |
| X: | 10 |  |  |
| Y: | 5 |  |  |
| Z: | n/a |  |  |
|  |  |  |  |


| Program Execution (2) |  |  |
| :--- | :--- | :--- |
| PROGRAM |  |  |
| 0 | LOAD X |  |
| 1 | SUB Y | $10-5=5$ |
| 2 | JN B1 |  |
| 3 | LOAD X |  |
| 4 | JMP SAVE |  |
| 5 B1: | LOAD Y |  |
| 6 SAVE: | STORE Z |  |
| X: | 10 |  |
| Y: | 5 |  |
| Z: | n/a |  |
|  |  |  |


| Program Execution (3) |  |  |
| :--- | :--- | :--- |
| PROGRAM |  |  |
|  |  |  |
| 0 | LOAD X |  |
| 1 | SUB Y |  |
| 2 | JN B1 |  |
| 3 | LOAD X IN A |  |
| 4 | JMP SAVE |  |
| 5 B1: | LOAD Y |  |
| 6 SAVE: | STORE Z |  |
|  |  |  |
| X: | 10 |  |
| Y: | 5 |  |
| Z: | n/a |  |
|  |  |  |
|  |  |  |
| x.s. |  |  |


| Program Execution (4) |  |  |
| :--- | :--- | :--- |
| PROGRAM |  |  |
|  |  |  |
| 0 | LOAD X |  |
| 1 | SUB Y |  |
| 2 | JN B1 |  |
| 3 | LOAD X |  |
| 4 | JMP SAVE | 10 |
| 5 B1: | LOAD Y |  |
| 6 SAVE: | STORE Z |  |
| X: |  |  |
| Y: | 10 |  |
| Z: | n/a |  |
|  |  |  |


| Program Execution (6) |  |  | IT1 |
| :---: | :---: | :---: | :---: |
| PROGRA |  | VALUE IN A |  |
| 0 | LOAD X |  |  |
| 1 | SUB Y |  |  |
| 2 | JN B1 |  |  |
| 3 | LOAD X |  |  |
| 4 | JMP SAVE |  |  |
| $5 \mathrm{B1}$ : | LOAD Y |  |  |
| 6 SAVE: | STORE Z | 10 |  |
| X: | 10 |  |  |
| Y: | 5 |  |  |
| Z: | 10 |  |  |


| Another Example Simple 12 Program |  |  |  | IT |
| :---: | :---: | :---: | :---: | :---: |
| ; A program to see if each | L1: | LOAD | A0 |  |
| : item in array contains a |  | JZ | Done |  |
| ; particular element |  | AND | Mask |  |
| ; while (A[i] ! = 0) |  | JZ | B1 |  |
| ; if ( A[i] \& Mask ! $=0$ ) |  | LOAD | One |  |
| ; $A[i]=1$; |  | JMP | L2 |  |
| ; else | B1: | LOAD | Zero |  |
| $; \quad \begin{gathered} \text { A[i] }=0 ; \\ i++; \end{gathered}$ | L2: | STORE | A0 |  |
| ; Data declarations! |  | LOAD | L1 |  |
| .DATA A0 3 |  | ADD | One |  |
| DATA A15 |  | STORE | L1 |  |
| .DATA A2 3 |  | LOAD | L2 |  |
| .DATA A3 8 |  | ADD | One |  |
| .DATA A4 19 |  | STORE | L2 |  |
| .DATA A5 0 |  | JMP |  |  |
| .DATA Zero 0 | Do |  |  |  |
| DATA One 1 DATA Mask 1 |  | .END |  |  |
| x.s. Hu |  |  |  | ${ }^{3.14}$ |


$\square$ Register Transfer Language (RTL): describes the internal operation of the system in terms of a sequence of register reads, combinatorial logic, and register writes.
■ Defines operations in terms of data flow and associated control mechanisms
■ Can be relatively high level

- Forms the basis of most hardware description languages


$$
\mathrm{A}<=\mathrm{A}+1
$$



## Functions and Operators



- Bit-vectors used as both operands and results
- Examples:
- Decode(X)
- Add(X,Y)
- F(Q)
$\mathrm{Y}<=$ A when s=0 else
B when $s=1$ else
...
Similar to switch/case construct in $C$


$$
\mathrm{A}<=\mathrm{B}, \mathrm{~B}<=\mathrm{A}
$$

Question: if $A=11$ and $B=00$ initially, what are their values after one clock cycle?

## Sequencing Constructs

## 4

$\square$ Each line of code is executed after the line before:
■ step1: $\quad A<=X$;
■ step2: $\quad B<=Y$;
$\square$ step3: $\quad C<=A+B$;
$\square$ Operations may occur in parallel:

$$
\begin{array}{ll}
\square \text { step1: } & A<=X, B<=Y ; \\
\square \text { step2: } & \\
\text { ■ }<=A+B ;
\end{array}
$$

$\square$ Goto Statement Acceptable:
$\square$ step1: $\quad A<=X, B<=Y$;

- step2: $\quad C<=A+B$, if $A[0]=1$ goto step1;

| RTL Notation Summarized |  | IN1 |
| :---: | :---: | :---: |
| SYMBOL | DESCRIPTION | EXAMPLE |
| Names/Letters | Registers | A, B, foo |
| < | Transfer into ("gets") | A $<=$ B |
| : (colon) | indicates a control state | s0: <statement> |
| , (comma) | parallel microoperations | $\mathrm{A}<=\mathrm{B}, \mathrm{C}<=\mathrm{D}$ |
| +, - | Arithmetic Operations | $\mathrm{A}<=\mathrm{B}+1$ |
| \&, \|, overline | logic operators (bitwise) | $\mathrm{A}<=\mathrm{A} \& \mathrm{~B}$ |
| <<,>> | shift operators | A $<=$ B $\ll 1$ |
| if, then, else | conditional | if ( $\mathrm{c}=0$ ) then |
| goto | branch | $\begin{aligned} & \quad \mathrm{F}<=1 \\ & \text { else } \mathrm{F}<=0 \\ & \text { goto } \mathrm{s} 0 \end{aligned}$ |
| More excercise |  |  |
| xs. Hu |  | 3.23 |


| Sequencing | IT1 |
| :---: | :---: |
|  | Algorithm execution is controlled by sequencing states Each state has an associated microinstruction Several parallel microoperations may occur in each state implemented as register transfers Conditional branching |
| x. H нu | 3.24 |



| Simple12 | ISA |  |
| :--- | :--- | :--- |
| OPCODE | Mnemonic | RTL |
| 0000 | JMP X | $\mathrm{PC}<-\mathrm{X}$ |
| 0001 | JN X | if $\mathrm{A}<0$ then PC $<-\mathrm{X}$ else PC++ |
| 0010 | JZ X | if $\mathrm{A}=0$ then PC $<-\mathrm{X}$ else PC++ |
| 0011 | reserved | $\mathrm{A}<-\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 0100 | LOAD X | $\mathrm{M}(\mathrm{X})<-\mathrm{A}, \mathrm{PC}++$ |
| 0101 | STORE X |  |
| 0110 | reserved | $\mathrm{A}<-\mathrm{A}$ and $\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 0111 | reserved | $\mathrm{A}<-\mathrm{A}$ or M(X), PC++ |
| 1000 | AND X | $\mathrm{A}<-\mathrm{A}+\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1001 | OR X | $\mathrm{A}<-\mathrm{A}-\mathrm{M}(\mathrm{X}), \mathrm{PC}++$ |
| 1010 | ADD X |  |
| 1011 | SUB X |  |
| 1100 | reserved |  |
| 1101 | reserved |  |
| 1110 | reserved |  |
| 1111 | reserved |  |
|  |  |  |



Memory Read/Write
411

## $\square$ MAR holds the address, MDR holds the value

$\square$ The control signals memory read (mem_read) and memory write (mem_write) must be set appropriately $\square$ MEMORY READ:

■ MAR <= address, mem_read <= 1

## - MEMORY WRITE:

■ MAR <= address, MDR <= value, mem_write <= 1

Typical Instruction Execution
퓬


Clean up (increment PC)



## Required Datapath Operations

## $\square$ ALU Instructions

- AND, OR, ADD, SUB
- PC Increment


## $\square$ LOADISTORE Instructions

■ Register Transfers Only

- PC Increment


## $\square$ JUMP Instructions

■ Check A[11] and $A=0$
$>$ n_flag
$>$ z_flag
■ Only Register Transfers



## Potential Improvements

4

Cannot use opcode in the subsequent cycle as it is in MDR
■ Solution: Add an "Instruction Register" (IR)
$>$ Loaded from the memory bits 11-8 at the same time as MDR
$\square$ A cycle is wasted in each instruction moving PC to MAR
■ Solution: update PC and MAR simultaneously
The only writes to memory come from A
■ Solution: tie A to DataOut and save a cycle for MDR <= A
$\square$ Most instructions require PC <= PC+1
■ Solution: use more hardware
$\square$ Many microinstructions are the same (or very similar) regardless of opcode
■ Solution: group common states together

Revised Microprogram RTL
出
Stopped If start=1 then (MAR $<=\mathbf{0}, \mathbf{P C}<=\mathbf{0}$, goto IFetch)
IFetch: $\quad$ read_mem $<=\mathbf{1}$, MDR $<=$ DataIn, MAR $<=\mathbf{P C}+\mathbf{1}$,
PC $<=P C+1$, IR $<=\operatorname{DataIn}(11: 8)$, goto EAGen
EAGen: $\quad$ if (IR=JMP) or (IR=JN and $A(11)=1)$ or (IR=JZ and $A=0)$
then MAR $<=\operatorname{MDR}(7: 0), \operatorname{PC}<=\operatorname{MDR}(7: 0)$ goto IFetch then MAR <= MDR(7:0), PC<=MDR(7:0) go
else if (IR=JN) or (IR=JZ) then goto IFetch else if (IR=JN) or (IR=JZ) then goto IF
else MAR <= MDR(7:0), goto OpAccess MAR $<=$ PC,
if IR=LOAD or $\operatorname{IR}(3: 2)=10$ /* i.e., an ALU operation * then (Read <= 1, MDR<=DataIn, goto Execute) else (Write <= 1, DataOut <= A, goto IFetch) /* a STORE */
Execute: if (IR=LOAD) then A <= MDR, goto IFetch
else if (IR=AND) then A <= A and MDR, goto IFetch else if (IR=OR) then A <= A or MDR, goto IFetch else if (IR=ADD) then A $<=$ A + MDR, goto IFetch else if (IR=SUB) then A <= A - MDR, goto IFetch
NOTE: if Read and Write are not explicitly specified, they are 0




## ALU Control Definitions

| Binv | Cin | op1 | op0 | ACTION |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | A and B |
| 1 | 0 | 0 | 0 | A and $\sim$ B |
| 0 | 0 | 0 | 1 | A or B |
| 1 | 0 | 0 | 1 | A or $\sim$ B |
| 0 | 0 | 1 | 0 | A + B |
| 0 | 1 | 1 | 0 | A + B + 1 |
| 1 | 1 | 1 | 0 | A - B |
| 1 | 0 | 1 | 0 | A - B + 1 |

ALU also has a "zero" flag.

## Moore and Mealy Machines


$\square$ Microinstructions will be issued to the data path using a state machine
$\square$ Two possibilities:
$\square$ Moore Machine: the outputs of the state machine depend only on the current state

■ Mealy Machine: the outputs of the state machine depend on the current state and the values of the inputs


## Mealy Design Problem

立
if $(\mathrm{IR}=\mathrm{JMP})$ or $(\mathrm{IR}=\mathrm{JN}$ and $\mathrm{A}(11)=1$ or
(IR=JZ and A=0)
then $\operatorname{MAR}<=\operatorname{PC}<=\operatorname{MDR}(7: 0)$


ALU needed twice in the same cycle!


| Simple12 Control Signal Table |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q | IR | \|l|S <br> t <br> a <br> r <br> t <br>  | Neg | Zero | Q* | $\begin{array}{\|l\|l\|} \mathrm{L} \\ \mathrm{~A} \end{array}$ | $\begin{array}{\|l\|l} \hline \mathrm{L} \\ \mathrm{P} \\ \mathrm{C} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{L} \\ \mathrm{M} \\ \mathrm{~A} \\ \mathrm{R} \end{array}$ | $\begin{array}{\|l\|l} \hline \\ \text { L } \\ \text { D } \\ \mathrm{R} \end{array}$ | $\begin{array}{\|l\|l} \hline \mathrm{L} \\ \mathrm{I} \\ \hline \mathrm{R} \end{array}$ | $\begin{array}{\|l\|l} \hline \text { A } \\ \text { L } \\ \hline \end{array}$ | $\left\lvert\, \begin{aligned} & \mathrm{b} \\ & \mathrm{M} \\ & \mathrm{U} \\ & \mathrm{X} \end{aligned}\right.$ | $a$ $R$ <br> $G$ $R$ <br> $a$ $e$ <br> t a <br> $e$  <br> $e$ $d$ |  |
| Stopped Stopped IFetch EAGen EAGEn EAGen EAGen EAGen EAGen EAGen EAGen Opnd Opnd Opnd Execute Execute Exeute Execute Execute BTaken | n/a JMP JN JZ JN JZ LD/ST ALOOP LOAD ALU STORE LOAD AND OR ADD SUB | 0 | n/a 0 1 | n/a | Stopped IFectch EAGen IFetch IFetch IFetch BTaken BTaken Oprd Opnd Execute Execute IFech IFetch IFetch IFetch IFetch IFech IFetch IFetch | $\left.\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \end{array} \right\rvert\,$ | $\left.\begin{array}{\|l\|} \hline 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \end{array} \right\rvert\,$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | n/a + + + + + + + + + + + AND OR ADD SUB + + |  | 0 0 <br> 0 0 <br> 0 1 <br> 0 0 <br>  0 <br>  0 <br>  0 <br> 0 0 <br> 0 0 <br> 0 0 <br> 0 0 <br> 0 1 <br> 0 1 <br> 0 0 <br> 0 0 <br> 1 0 <br> 1 0 <br> 1 0 <br> 1 0 <br> 1 0 <br> 0 0 | $\begin{array}{lll}0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 1 & 0 \\ 0 & 0 \\ 0 & 1 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0\end{array}$ |

## Control Path Implementation

部

## - Hardwired

- Microprogrammed

A control unit with its binary control values stored as words in memory (ie, a ROM)

- Big Questions:
$>$ How do we structure the microprogram?
$>$ How do we sequence through microinstructions?
$>$ What are the fields?

Microprogram Structure
IV

- Shared States - Stopped, IFetch
- 16 Possible OpCodes
- OperandAccess and

Execute sequences somewhat different for each

- Minimum 2 non-Shared Microinstructions to be allocated
- Additional space available in table for growth

Microprogrammed Control Unit
ITN


## Microinstruction Template




EAGen for JN



## EAGen for ADD

4


Any mistake? Yes, need MAR <- PC LoadMAR $=1$, ALU $=0010, b M U X=11$, aGate $=0$

Execute for ADD



OpAcc for LOAD
\#




[^0]:    A Simple12 Assembly Program

    Problem: Given three memory locations ( $X, Y$, and $Z$ ), use the Simple12 to find the maximum of $(X, Y)$ and place it in $Z$

    PROGRAM

    | 0 | LOAD X |
    | :--- | :--- |
    | 1 | SUB Y |
    | 2 | JN B1 |
    | 3 | LOAD X |
    | 4 | JMP SAVE |
    | 5 B1: | LOAD Y |
    | 6 SAVE: | STORE Z |

